← Back to Patent Explorer
US4711023A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for making single-in-line integrated electronic component

Assignee: STMicroelectronics SRL
•
Filing: 1986-12-15
•
Granted: 1987-12-08
•
Expires: 2006-12-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Method for making an insulating package premolded on a metallic frame with electrical contacts containing in an inner space a semiconductor chip which rests on a thermic dissipator and is connected to the electrical contacts. The inner space of the package is closed on top by a cover provided with a lateral extension with a bent end, which operates not only as a cover, but also as a means for fastening and thrusting the package toward a support surface.

Inventors

  • 👤 Giuseppe Marchisi
  • 👤 Carlo Cognetti De Martiis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 19:55
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10W76/134; H10W40/00; H10W40/20; H10W40/22; H10W40/60; H10W40/611; H10W40/231; H10W40/235; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 114 words
A process for making a single-in-line integrated electronic component comprising: providing a metallic frame with electric contacts, molding an insulating package on said metallic frame to form an inner space, providing a heat dissipator at the bottom of said inner space, mounting a semiconductor chip on said heat dissipator in said inner space and electrically connecting said semiconductor chip to said contacts, and arranging an insulating cover at the top of said inner space, said insulating cover being provided with a lateral extension having a turned end flush with the package bottom and at least one bore for the passage of a fastening means for the fastening of the component to a support surface.
Claim 2
Dependent Claim 114 words
A process for making a single-in-line integrated electronic component comprising: providing a metallic frame with electric contacts, molding an insulating package on said metallic frame to form an inner space, providing a heat dissipator at the bottom of said inner space, mounting a semiconductor chip on said heat dissipator in said inner space and electrically connecting said semiconductor chip to said contacts, and arranging an insulating cover at the top of said inner space, said insulating cover being provided with a lateral extension having a turned end flush with the package bottom and at least one bore for the passage of a fastening means for the fastening of the component to a support surface.
Claim 3
Dependent Claim 261 words
A process for making a single-in-line electronic component comprising: a. providing a metallic frame including a plurality of conducting strips parallel to one another over a portion of their length, said conducting strips being connected to one another at some point along their length; b. premolding an insulating package to said metallic frame so that said package forms a box-like structure with an open inner space; c. locating a heat dissipator near the bottom of said inner space and connecting said heat dissipator to said package so as to close the bottom of said inner space and also connecting said heat dissipator so that when said insulating package is pushed downward against a plane, said dissipator is securely pushed flush against said plane; d. mounting a semiconductor chip on said heat dissipator and electrically connecting said chip to said metallic frame such that said conducting strips are capable of acting as conductors between said chip and external contacts to which said chip may be connected; e. locating an insulating cover near the top of said inner space and connecting said cover near to the top of said insulating package, said cover, (1) including lateral extension means, adapted for connection to an external surface so that connection of said extension means to said external surface causes said insulating cover means to push said insulating package and thus said heat dissipator against said surface, (2) being connected to said insulating package so that attempting to push said cover downward against a plane also causes said insulating package to be pushed toward said plane.
Claim 4
Dependent Claim 261 words
A process for making a single-in-line electronic component comprising: a. providing a metallic frame including a plurality of conducting strips parallel to one another over a portion of their length, said conducting strips being connected to one another at some point along their length; b. premolding an insulating package to said metallic frame so that said package forms a box-like structure with an open inner space; c. locating a heat dissipator near the bottom of said inner space and connecting said heat dissipator to said package so as to close the bottom of said inner space and also connecting said heat dissipator so that when said insulating package is pushed downward against a plane, said dissipator is securely pushed flush against said plane; d. mounting a semiconductor chip on said heat dissipator and electrically connecting said chip to said metallic frame such that said conducting strips are capable of acting as conductors between said chip and external contacts to which said chip may be connected; e. locating an insulating cover near the top of said inner space and connecting said cover near to the top of said insulating package, said cover, (1) including lateral extension means, adapted for connection to an external surface so that connection of said extension means to said external surface causes said insulating cover means to push said insulating package and thus said heat dissipator against said surface, (2) being connected to said insulating package so that attempting to push said cover downward against a plane also causes said insulating package to be pushed toward said plane.

References Cited (Backward Citations)

US3581387A Cited
US4012765A Cited
US4637130A Cited
US4451973A Cited
US4649637A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-12-07 1991-06-08 1991-12-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-12-07 1995-06-08 1995-12-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-12-07 1999-06-08 1999-12-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag