US4710265A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of producing semiconductor integrated circuit having parasitic channel stopper region
Assignee: Nippon Gakki Co Ltd
•
Filing: 1986-12-04
•
Granted: 1987-12-01
•
Expires: 2006-12-04
Abstract
Abstract A complementary MOS type integrated circuit is produced by a method which comprises the steps of: disposing a first mask material layer on the surface of a semiconductor substrate, the first mask material layer having a first impurity introducing region corresponding to a desired well forming pattern; forming a well region by selectively doping an impurity into the surface of the substrate through the first impurity introducing region; forming a second mask material layer in such a manner as to cover both the first impurity introducing region and the first mask material layer; disposing first and second mask layers on the second mask material layer, the first and second mask layers respectively corresponding to a first active region pattern within the well region and a second active region pattern outside the well region, thereby defining a second impurity introducing region corresponding to a desired parasitic channel stopper pattern between the stack portion of the first and second mask material layers and the first mask layer; selectively ion-implanting an impurity into the surface of the well region through the second impurity introducing region; selectively removing the first and second mask material layers by selective etching using the first and second mask layers; and selectively thermally oxidizing the surface of the substrate using the remaining portions of the first and second mask material layers as a mask, thereby simultaneously forming a field oxide film and a parasitic channel stopper region containing the implanted impurity. According to this method, the parasitic channel stopper region is self-aligned with both the well region and the field oxide film.
Inventors
- 👤 Tadahiko Hotta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:27
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; H10W10/0127; H10W10/10; H10W10/13; Y; Y10; Y10S; Y10S438/00; Y10S438/975
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
313 words
A method of producing a semiconductor integrated circuit, comprising the steps of: preparing a semiconductor substrate of a first conductivity type and having a principal surface; disposing a first mask material layer on said principal surface, said first mask material layer having a first impurity introducing region corresponding to a predetermined well forming pattern; selectively doping a first impurity which determines a second conductivity type, opposite to said first conductivity type, into said principal surface through said first impurity introducing region, thereby forming a well region in said principal surface, said well region having said second conductivity type which is determined by said first impurity; forming a second mask material layer in such a manner as to cover both said first impurity introducing region and said first mask material layer; disposing first and second mask layers on said second mask material layer, said first and second mask layers respectively corresponding to a first active region pattern inside said well region and a second active region pattern outside said well region, thereby defining a second impurity introducing region corresponding to a predetermined parasitic channel stopper pattern between the stack portion of said first and second mask material layers and said first mask layer; selectively ion-implanting a second impurity which determines said second conductivity type into the surface of said well region through said second impurity introducing region; selectively removing said first and second mask material layers by selective etching using said first and second mask layers; and carrying out selective thermal oxidation using the remaining portions of said first and second mask material layers as a mask, whereby a field oxide film is formed on said principal surface, and a parasitic channel stopper region is formed within said well region and directly below said field oxide film, said parasitic channel stopper region having said second conductivity type which is determined by said second impurity.
Claim 2
Independent Claim
313 words
A method of producing a semiconductor integrated circuit, comprising the steps of: preparing a semiconductor substrate of a first conductivity type and having a principal surface; disposing a first mask material layer on said principal surface, said first mask material layer having a first impurity introducing region corresponding to a predetermined well forming pattern; selectively doping a first impurity which determines a second conductivity type, opposite to said first conductivity type, into said principal surface through said first impurity introducing region, thereby forming a well region in said principal surface, said well region having said second conductivity type which is determined by said first impurity; forming a second mask material layer in such a manner as to cover both said first impurity introducing region and said first mask material layer; disposing first and second mask layers on said second mask material layer, said first and second mask layers respectively corresponding to a first active region pattern inside said well region and a second active region pattern outside said well region, thereby defining a second impurity introducing region corresponding to a predetermined parasitic channel stopper pattern between the stack portion of said first and second mask material layers and said first mask layer; selectively ion-implanting a second impurity which determines said second conductivity type into the surface of said well region through said second impurity introducing region; selectively removing said first and second mask material layers by selective etching using said first and second mask layers; and carrying out selective thermal oxidation using the remaining portions of said first and second mask material layers as a mask, whereby a field oxide film is formed on said principal surface, and a parasitic channel stopper region is formed within said well region and directly below said field oxide film, said parasitic channel stopper region having said second conductivity type which is determined by said second impurity.
Claim 3
Dependent Claim
63 words
A method according to claim 1, wherein said semiconductor substrate is made of silicon, said first and second mask material layers being made of silicon nitride, said method further comprising the step of forming an oxide film which is thinner than said field oxide film on said principal surface prior to the disposition of said first mask material layer on said principal surface.
Claim 4
Independent Claim
425 words
A method of producing a semiconductor integrated circuit, comprising the steps of: preparing a semiconductor substrate of a first conductivity type and having a principal surface; disposing a first mask material layer on said principal surface, said first mask material layer having a first impurity introducing region corresponding to a predetermined well forming pattern; selectively doping a first impurity which determines a second conductivity type, opposite to said first conductivity type, into said principal surface through said first impurity introducing region, thereby forming a first well region in said principal surface, said first well region having said second conductivity type which is determined by said first impurity; forming an oxide layer corresponding to said first impurity introducing region on said principal surface by selectively oxidizing said principal surface using said first mask material layer as a mask; selectively doping a second impurity which determines said first conductivity type into said principal surface using said oxide layer as a mask and through said first mask material layer, thereby forming a second well region in said principal surface, said second well region having said first conductivity type which is determined by said second impurity; etching said oxide layer using said first mask material layer as a mask after said second impurity has been doped; forming a second mask material layer in such a manner as to cover both said first impurity introducing region and said first mask material layer; disposing first and second mask layers on said second mask material layer, said first and second mask layers respectively corresponding to a first active region pattern within said first well region and a second active region pattern within said second well region, thereby defining a second impurity introducing region corresponding to a predetermined parasitic channel stopper pattern between the stack portion of said first and second mask material layers and said first mask layer; selectively doping a third impurity which determines said second conductivity type into the surface of said first well region through said second impurity introducing region; selectively removing said first and second mask material layers by selective etching using both said first and second mask layers; and carrying out selective thermal oxidation using the remaining portions of said first and second mask material layers as a mask, whereby a field oxide film is formed on said principal surface, and a parasitic channel stopper region is formed within said first well region and directly below said field oxide film, said parasitic channel stopper region having said second conductivity type which is determined by said third impurity.
Claim 5
Independent Claim
425 words
A method of producing a semiconductor integrated circuit, comprising the steps of: preparing a semiconductor substrate of a first conductivity type and having a principal surface; disposing a first mask material layer on said principal surface, said first mask material layer having a first impurity introducing region corresponding to a predetermined well forming pattern; selectively doping a first impurity which determines a second conductivity type, opposite to said first conductivity type, into said principal surface through said first impurity introducing region, thereby forming a first well region in said principal surface, said first well region having said second conductivity type which is determined by said first impurity; forming an oxide layer corresponding to said first impurity introducing region on said principal surface by selectively oxidizing said principal surface using said first mask material layer as a mask; selectively doping a second impurity which determines said first conductivity type into said principal surface using said oxide layer as a mask and through said first mask material layer, thereby forming a second well region in said principal surface, said second well region having said first conductivity type which is determined by said second impurity; etching said oxide layer using said first mask material layer as a mask after said second impurity has been doped; forming a second mask material layer in such a manner as to cover both said first impurity introducing region and said first mask material layer; disposing first and second mask layers on said second mask material layer, said first and second mask layers respectively corresponding to a first active region pattern within said first well region and a second active region pattern within said second well region, thereby defining a second impurity introducing region corresponding to a predetermined parasitic channel stopper pattern between the stack portion of said first and second mask material layers and said first mask layer; selectively doping a third impurity which determines said second conductivity type into the surface of said first well region through said second impurity introducing region; selectively removing said first and second mask material layers by selective etching using both said first and second mask layers; and carrying out selective thermal oxidation using the remaining portions of said first and second mask material layers as a mask, whereby a field oxide film is formed on said principal surface, and a parasitic channel stopper region is formed within said first well region and directly below said field oxide film, said parasitic channel stopper region having said second conductivity type which is determined by said third impurity.
Claim 6
Dependent Claim
60 words
A method according to claim 3, wherein said first well region is formed by selectively ion-implanting said first impurity into said principal surface through said first impurity introducing region, and said second well region is formed by selectively ion-implanting said second impurity into said principal surface using said oxide layer as a mask and through said first mask material layer.
Claim 7
Dependent Claim
48 words
A method according to claim 3, wherein said first well region is formed by selectively and relatively shallowly ion-implanting said first impurity into said principal surface through said first impurity introducing region, and diffusing the ion-implanted first impurity into said principal surface relatively deeply by a heat treatment.
Claim 8
Dependent Claim
35 words
A method according to claim 5, wherein said heat treatment for forming said first well region is carried out in an oxidizing atmosphere, whereby said first well region and said oxide layer are simultaneously formed.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-11-30 | 1991-06-01 | 1991-12-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-11-30 | 1995-06-01 | 1995-12-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-11-30 | 1999-06-01 | 1999-12-01 | $7700.00 | Window Closed / Lapsed |