Patent US2324390A successfully refreshed from Google Patents.
Patent US1255038A successfully refreshed from Google Patents.
Patent US4710234A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4710234A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for manufacturing an anti-blooming diode associated with a surface canal

Assignee: Thales SA
•
Filing: 1986-02-25
•
Granted: 1987-12-01
•
Expires: 2006-02-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for forming an anti-glare diode associated with a surface canal which consists in depositing a first layer of a dielectric material on a silicon substrate then depositing on this first layer a second polycrystalline silicon layer, etching by a photolithographic process the second silicon layer so as to bare the dielectric layer in two zones, a first zone defining the space for formation of the diode, a second zone defining a volume canal zone, a third zone defining the surface canal being protected by the remaining silicon, implanting impurities in the volume transfer canal zone and masking the volume transfer canal zone while leaving the zone reserved for the diode uncovered so as to bare the substrate in the zone reserved for the diode and depositing a second polycrystalline silicon layer on the whole formed by the bared part of the substrate, the second silicon layer and the dielectric and etching the second or both silicon layers so as to form the gate.

Inventors

  • 👤 Pierre Blanchard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:59
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/158

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 173 words
A process for manufacturing an anti-blooming diode associated with a surface canal gate of a frame transfer matrix comprising the steps of depositing a first layer of a dielectric material on a silicon substrate then depositing a second polycrystalline silicon layer on this first layer, etching by a photolithographic process the second silicon layer so as to bare the dielectric layer in two zones, a first zone defining the space for formation of the diode, a second zone defining a volume canal zone, a third zone defining the surface canal being protected by the remaining silicon, implanting impurities in the volume transfer canal zone and masking the volume transfer canal zone while leaving the zone reserved for the diode uncovered so as to bare the substrate in the zone reserved for the diode and depositing a second polycrystalline silicon layer on the whole formed by the bared part of the substrate, the second silicon layer and the dielectric and etching the second of the two silicon layers so as to form the gate.
Claim 2
Dependent Claim 173 words
A process for manufacturing an anti-blooming diode associated with a surface canal gate of a frame transfer matrix comprising the steps of depositing a first layer of a dielectric material on a silicon substrate then depositing a second polycrystalline silicon layer on this first layer, etching by a photolithographic process the second silicon layer so as to bare the dielectric layer in two zones, a first zone defining the space for formation of the diode, a second zone defining a volume canal zone, a third zone defining the surface canal being protected by the remaining silicon, implanting impurities in the volume transfer canal zone and masking the volume transfer canal zone while leaving the zone reserved for the diode uncovered so as to bare the substrate in the zone reserved for the diode and depositing a second polycrystalline silicon layer on the whole formed by the bared part of the substrate, the second silicon layer and the dielectric and etching the second of the two silicon layers so as to form the gate.
Claim 3
Dependent Claim 80 words
A process as claimed in claim 1, wherein each antiblooming diode of the frame transfer matrix is disposed between two surface canal zones and defined on two sides by the thick oxide layer of the frame transfer matrix, the distance from each diode to a volume canal of the charge transfer matrix being defined on the one hand by a photolithographic etching of the first silicon layer of the matrix and on the other hand by the thick oxide layer.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-30 1991-06-01 1991-12-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-30 1995-06-01 1995-12-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-30 1999-06-01 1999-12-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag