Patent US4707807A successfully refreshed from Google Patents.
US4707807A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile, programmable, static memory cell
Assignee: US Philips Corp
•
Filing: 1985-12-09
•
Granted: 1987-11-17
•
Expires: 2005-12-09
Abstract
Abstract A memory and a non-volatile, programmable, static memory cell in which a programmable transistor and a capacitance are added to a known static memory cell. The cross-wise couplings between the transistors of the static cell form a first and a second junction. The gate and a main electrode (drain) of the programmable transistor are connected to the first junction. The second junction is connected to an injection location opposite the floating gate of the programmable transistor whose channel is connected in series with the capacitance the other side of which is connected to the sources of the two transistors of the static cell.
Inventors
- 👤 Roger Cuppens
- 👤 Cornelis D. Hartgring
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:16
CPC Classifications
G; G11; G11C; G11C17/00; G11C14/00
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
155 words
A non-volatile programmable static memory cell including first and second insulated gate transistors each with a source, a drain and a gate, the gate of each transistor being connected to the drain of the other, a first supply terminal, a separate load connected between each drain and said first supply terminal, a second supply terminal, the sources of said first and second transistors being connected to said second supply terminal, a capacitor and a programmable transistor with a channel, said capacitance and said channel being connected in series between the gate of said first transistor and said second supply terminal, said programmable transistor including a source, a drain, a control gate, a floating electrode and a charge injection location opposite said floating electrode, said control gate and said drain of said programmable transistor being connected to the gate of said first transistor, said charge injection location being connected to the gate of said second transistor.
Claim 2
Dependent Claim
155 words
A non-volatile programmable static memory cell including first and second insulated gate transistors each with a source, a drain and a gate, the gate of each transistor being connected to the drain of the other, a first supply terminal, a separate load connected between each drain and said first supply terminal, a second supply terminal, the sources of said first and second transistors being connected to said second supply terminal, a capacitor and a programmable transistor with a channel, said capacitance and said channel being connected in series between the gate of said first transistor and said second supply terminal, said programmable transistor including a source, a drain, a control gate, a floating electrode and a charge injection location opposite said floating electrode, said control gate and said drain of said programmable transistor being connected to the gate of said first transistor, said charge injection location being connected to the gate of said second transistor.
Claim 3
Dependent Claim
40 words
The memory cell as claimed in claim 1, wherein said programmable transistor can be programmed by applying a programming voltage to said first supply terminal whereby said programmable transistor can be switched from an off condition to an on condition.
Claim 4
Dependent Claim
15 words
A memory cell as claimed in claim 2, wherein each load comprises a PMOS transistor.
Claim 5
Dependent Claim
100 words
A memory cell as claimed in claim 2 or 3, wherein a first and second node are formed by the connection of the drains of the first and second transistors to the gates of the second and the first transistors, respectively, each node having an associated R-C time constant, the R-C time constant of said first node being larger than that of said second node when said programmable transistor is in said off condition and said R-C time constant of said first node being smaller than that of said second node when said programmable transistor is in said on condition.
Claim 6
Dependent Claim
25 words
A memory cell as claimed in claim 4, wherein a capacitance is connected between the gate of said second transistor and said second supply terminal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-11-16 | 1991-05-18 | 1991-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-11-16 | 1995-05-18 | 1995-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-11-16 | 1999-05-18 | 1999-11-17 | $7700.00 | Window Closed / Lapsed |