← Back to Patent Explorer
US4707142A Expired / Lapsed US ⏱️ 0.0 years remaining

Master clock system for a parallel variable speed constant frequency power system

Assignee: Sundstrand Corp
•
Filing: 1986-12-05
•
Granted: 1987-11-17
•
Expires: 2006-12-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A clock control system for a multiple channel electric power system includes a master clock circuit and control circuitry in each parallel connected channel. The channel control circuits are intially phase-locked to a master clock signal. If the master clock signal is out of a preselected frequency range, the individual channel control circuits are decoupled from the master clock signal and one of those circuits produces a backup clock signal. The control circuits in the remaining channels are then phase-locked with the backup clock signal to provide continued parallel system operation.

Inventors

  • 👤 Donal E. Baker
  • 👤 Mirza A. Beg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 05:00
CPC Classifications
H; H02; H02J; H02J3/00; H02J3/38; G; G04; G04G; G04G7/00; G06; G06F; G06F1/00; G06F1/04; G06F1/08; G06F1/12; G06F1/14; G06F1/26; G06F1/263

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 139 words
A clock control system for an electric power system comprising: means for generating a master clock signal; means for generating a first signal for controlling a first channel of an electric power system, said first signal being initially phase locked to said master clock signal; means for generating a second signal for controlling a second channel of an electric power system, said second signal being initially phase locked to said master clock signal; means for monitoring the frequency of said master clock signal; means for decoupling said first and second signals from said master clock signal when said master clock signal is out of a preselected frequency range; means of operating the decoupled first signal at a preselected frequency to produce a backup clock signal; and means for phase locking the decoupled second signal to said backup clock signal.
Claim 2
Dependent Claim 139 words
A clock control system for an electric power system comprising: means for generating a master clock signal; means for generating a first signal for controlling a first channel of an electric power system, said first signal being initially phase locked to said master clock signal; means for generating a second signal for controlling a second channel of an electric power system, said second signal being initially phase locked to said master clock signal; means for monitoring the frequency of said master clock signal; means for decoupling said first and second signals from said master clock signal when said master clock signal is out of a preselected frequency range; means of operating the decoupled first signal at a preselected frequency to produce a backup clock signal; and means for phase locking the decoupled second signal to said backup clock signal.
Claim 3
Dependent Claim 48 words
A clock control system for an electric power system as recited in claim 1, wherein said means for generating a master clock signal includes: means for receiving a reference clock signal; and a first phase-locked loop for phase locking said master clock signal to said reference clock signal.
Claim 4
Dependent Claim 52 words
A clock control system for an electric power system as recited in claim 2, wherein said means for generating a first signal includes: a second phase-locked loop having a voltage controlled oscillator, wherein the operating frequency range of said second phase-locked loop encompasses the operating frequency range of said first phase-locked loop.
Claim 5
Dependent Claim 48 words
A clock control system for an electric power system as recited in claim 1, wherein said means for generating a first signal includes: a phase-locked loop having a voltage controlled oscillator; and means for connecting a predetermined reference voltage level to an input of said voltage controlled oscillator.
Claim 6
Dependent Claim 50 words
A clock control system for an electric power system as recited in claim 1, further comprising: means for monitoring the frequency of said backup clock signal; and means for electrically separating outputs of said first and second channels when said backing clock signal is out of a preselected frequency range.
Claim 7
Independent Claim 131 words
A method of controlling a multiple channel electric power system, said method comprising the steps of: generating a master clock signal; generating a first signal for controlling a first channel of an electric power system, said first signal being initially phase locked to said master clock signal; generating a second signal for controlling a second channel of an electric power system, said second signal being initially phase locked to said master clock signal; monitoring the frequency of said master clock signal; decoupling said first and second signals from said master clock signal when said master clock signal is out of a preselected frequency range; operating the decoupled first signal at a preselected frequency to produce a backup clock signal; and phase locking the decoupled second signal to said backup clock signal.
Claim 8
Independent Claim 131 words
A method of controlling a multiple channel electric power system, said method comprising the steps of: generating a master clock signal; generating a first signal for controlling a first channel of an electric power system, said first signal being initially phase locked to said master clock signal; generating a second signal for controlling a second channel of an electric power system, said second signal being initially phase locked to said master clock signal; monitoring the frequency of said master clock signal; decoupling said first and second signals from said master clock signal when said master clock signal is out of a preselected frequency range; operating the decoupled first signal at a preselected frequency to produce a backup clock signal; and phase locking the decoupled second signal to said backup clock signal.
Claim 9
Dependent Claim 40 words
The method of claim 6, further comprising the steps of: monitoring the frequency of said backup clock signal; and electrically separating outputs of said first and second channels when said backup clock signal is out of a preselected frequency range.

References Cited (Backward Citations)

US3321693A Cited
US3381205A Cited
US3657633A Cited
US4429233A Cited
US4520319A Cited
US4516035A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-16 1991-05-18 1991-11-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-16 1995-05-18 1995-11-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-16 1999-05-18 1999-11-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag