Patent US1680124A successfully refreshed from Google Patents.
Patent US4698744A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4698744A Expired / Lapsed US ⏱️ 0.0 years remaining

Inverter apparatus

Assignee: Sanyo Electric Co Ltd
•
Filing: 1985-03-19
•
Granted: 1987-10-06
•
Expires: 2005-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An inverter apparatus comprises a bridge circuit composed of a combination of a plurality of switching transistors and a microprocessor controlling turning on and turning off of these switching transistors. Patterns of combinations of ON and OFF states of respective switching transistors obtained based on the theory of PWM (pulse width modulation) are stored in a first ROM of microprocessor. Transition of the pattern for each range of 0°-30° in electrical angle is stored in a second ROM in the sequence of periods subdivided from the range. Data of the time during which the pattern to be held for each period is stored in a third ROM. The microprocessor sets the holding time data in a timer, and also outputs the ON/OFF pattern, thereby turning on or turning off of each switching transistor is controlled in accordance with the count of this timer and the ON/OFF pattern. By repeating this cycle, a switching signal which continues during one cycle of AC (range of 0°-360° in electrical angle) is given to each switching transistor. Accordingly, an AC output by the PWM system is obtainable from the bridge circuit.

Inventors

  • 👤 Kiyoshi Itani
  • 👤 Hisashi Tokizaki
  • 👤 Tomohide Funagoshi
  • 👤 Nobuo Ohtsuka
  • 👤 Katsuhiro Ohkubo
  • 👤 Hikaru Katsuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 21:51
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/53; H02M7/537; G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/042; G05B19/0423

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 289 words
An inverter apparatus for providing a periodic output signal, comprising: a bridge circuit having a plurality of switching elements each coupled to selectively transmit to an output thereof a first signal level when said switching element is an ON state and a second signal level when it is in an OFF state, first memory means for storing pattern data of combinations of ON state and OFF state of said respective switching elements obtained based on the PWM theory, time data outputting means for outputting time data corresponding to each said combination of said first memory means, said time data including ON time data defining the time during which said ON state of said respective switching elements is maintained and OFF time data defining the time during which said OFF state of said respective switching elements is maintained, and switching signal outputting means responsive to said pattern data and said time data for outputting switching signals to said switching elements, said outputting means including means for selecting for said switching signal a sequence of said pattern data combinations calculated to define a cycle of said output signal for the inverter and means for maintaining each of said pattern data combinations for a time defined by the corresponding time data, whereby the period of the output AC signal cycle defined by said sequence of pattern data combinations can be made to correspond to different frequencies, said switching signals being applied to the respective switching elements of said bridge circuit from which an AC output is outputted, the frequency of said AC output being determined over the entire operating frequency range of the inverter by the total time data of said ON time data and said OFF time data is one cycle.
Claim 2
Dependent Claim 289 words
An inverter apparatus for providing a periodic output signal, comprising: a bridge circuit having a plurality of switching elements each coupled to selectively transmit to an output thereof a first signal level when said switching element is an ON state and a second signal level when it is in an OFF state, first memory means for storing pattern data of combinations of ON state and OFF state of said respective switching elements obtained based on the PWM theory, time data outputting means for outputting time data corresponding to each said combination of said first memory means, said time data including ON time data defining the time during which said ON state of said respective switching elements is maintained and OFF time data defining the time during which said OFF state of said respective switching elements is maintained, and switching signal outputting means responsive to said pattern data and said time data for outputting switching signals to said switching elements, said outputting means including means for selecting for said switching signal a sequence of said pattern data combinations calculated to define a cycle of said output signal for the inverter and means for maintaining each of said pattern data combinations for a time defined by the corresponding time data, whereby the period of the output AC signal cycle defined by said sequence of pattern data combinations can be made to correspond to different frequencies, said switching signals being applied to the respective switching elements of said bridge circuit from which an AC output is outputted, the frequency of said AC output being determined over the entire operating frequency range of the inverter by the total time data of said ON time data and said OFF time data is one cycle.
Claim 3
Dependent Claim 32 words
An inverter apparatus in accordance with claim 1, wherein said switching signal outputting means includes a timer means for controlling the holding time of said switching signal based on said time data.
Claim 4
Dependent Claim 46 words
An inverter apparatus in accordance with claim 2, wherein said first memory means stores in advance said pattern data for each of plural periods, and said time data outputting means outputs said time data during at least one AC cycle for each of said plural periods.
Claim 5
Dependent Claim 32 words
An inverter apparatus in accordance with claim 3, wherein said time data outputting means includes a second memory means for storing in advance said time data for each of said plural periods.
Claim 6
Dependent Claim 33 words
An inverter apparatus in accordance with claim 3, wherein said time data outputting means includes a calculating means for calculating to evaluate said time data for at least one of said plural periods.
Claim 7
Dependent Claim 45 words
An inverter apparatus in accordance with claim 5, which further comprises a third memory means for storing in advance predetermined numeric values for calculation by said calculating means, and wherein said calculating means calculates to evaluate said time data based on said predetermined numerical values.
Claim 8
Dependent Claim 41 words
A inverter apparatus in accordance with claim 6, wherein said second memory means stores in advance initial values as said time data, and said calculating means calculates to evaluate time data based on said initial values and said predetermined numeric values.
Claim 9
Dependent Claim 28 words
An inverter apparatus in accordance with claim 5, wherein said time data outputting means outputs different data according to the ratio of output voltage to output frequency V/F.
Claim 10
Dependent Claim 20 words
An inverter apparatus in accordance with claim 8, wherein said third memory means stores said initial value for each V/F.
Claim 11
Dependent Claim 30 words
An inverter apparatus in accordance with claim 2, wherein said switching signal outputting means includes a microprocessor, and said microprocessor performs other controls during timer operation by said timer means.
Claim 12
Dependent Claim 42 words
An inverter apparatus in accordance with claim 10, which further comprises an air-conditioning system including a motor driven by output from said bridge circuit, and wherein said microprocessor controls defrosting operation of said air-conditioning system during timer operation by said timer means.
Claim 13
Dependent Claim 239 words
An inverter apparatus for providing a periodic output signal which is employed for a refrigerant circuit comprising at least an evaporator, which comprises a bridge circuit which includes a plurality of switching elements, each coupled to selectively transmit to an output thereof a first signal level when said switching element is an ON state and a second signal level when it is in an OFF state, first memory means which stores pattern data of combinations of ON/OFF states of said respective switching elements obtained based on the PWM theory, second memory means which stores time data corresponding to each said pattern combination of said first memory means and representative of the holding time during which said pattern combination is to be held, and a switching signal outputting means which outputs switching signals to said switching elements based on said pattern data from said first memory means and output of said timer means, and controls defrosting of said evaporator during time-counting operation of said timer means, said outputting means including means for selecting for said switching signal a sequence of said pattern data combinations calculated to define a cycle of said output signal for the inverter and means for maintaining each of said pattern data combinations for a time defined by the corresponding time data, whereby the period of the output AC signal cycle defined by said sequence of pattern data combinations can be made to correspond to different frequencies.
Claim 14
Dependent Claim 239 words
An inverter apparatus for providing a periodic output signal which is employed for a refrigerant circuit comprising at least an evaporator, which comprises a bridge circuit which includes a plurality of switching elements, each coupled to selectively transmit to an output thereof a first signal level when said switching element is an ON state and a second signal level when it is in an OFF state, first memory means which stores pattern data of combinations of ON/OFF states of said respective switching elements obtained based on the PWM theory, second memory means which stores time data corresponding to each said pattern combination of said first memory means and representative of the holding time during which said pattern combination is to be held, and a switching signal outputting means which outputs switching signals to said switching elements based on said pattern data from said first memory means and output of said timer means, and controls defrosting of said evaporator during time-counting operation of said timer means, said outputting means including means for selecting for said switching signal a sequence of said pattern data combinations calculated to define a cycle of said output signal for the inverter and means for maintaining each of said pattern data combinations for a time defined by the corresponding time data, whereby the period of the output AC signal cycle defined by said sequence of pattern data combinations can be made to correspond to different frequencies.

References Cited (Backward Citations)

US4316132A Cited
US4458194A Cited
US4491768A Cited
US4590413A Cited
US4456865A Cited
US4497031A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-10-05 1991-04-06 1991-10-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-10-05 1995-04-06 1995-10-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-10-05 1999-04-06 1999-10-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag