Protocol validation system

Claim 2

A protocol validation system which receives a protocol specification having a plurality of processes, in a form of an electrical signal, and tests said protocol specification by expanding a state transition in each process in accordance with transition information of said protocol specification to find errors of said protocol specification, and delivers indication of said errors in the form of an electrical signal, said protocol validation system comprising: (a) first memory means (1) for storing a protocol which is subject to validation, including an initial state; (b) first operating means (3, 4, 5, 6) connected to said first memory means for receiving information stored therein and expanding a transmission transition and a corresponding reception transition for each said process, and for monitoring a system state composed of a state in each process and a signal state on a channel between processes; (c) second memory means (10) connected to said first operating means for storing a state transmission expansion chart for each said process and L value of expanded states for each process; (d) second operating means (7, 8) connected to said first and second memory means and controlled by said first operating means for detecting an unspecified executable transition and a deadlock state, in accordance with a predetermined condition, during expansion of a transition; (e) third operating means (11) connected to said first and second memory means and controlled by said first operating means for detecting a bounded overflow, which is a system state such that the number of signals on a channel between processes exceeds a given channel capacity; (f) fourth operating means (9) connected to said first and second memory means and controlled by said first operating means for detecting a specified unexecutable transition after completion of expansion; and (g) fifth operating means (12) connected to said second memory means and controlled by said first operating means for providing an electrical signal to said first operating means to stop said expansion in accordance with detection of a predetermined condition.

Claim 3

A protocol validation system according to claim 1, wherein said fifth means stops expansion of a state transition when a current system state monitored by said first means is a stable state in which there exists no signal on a channel, and when said current stable state coincides with a past same stable state, and when said current stable state and said past same stable state are on a common state transition sequence.

Claim 4

A protocol validation system according to claim 1, wherein when a current system state monitored by said first means is a stable state in which there exists no signal between a channel, and when said current stable state coincides with a past same stable state, and when said current stable state and said past same stable state are on different state transition sequences, said first means expands only one of the state transitions which are expanded from said current stable state and said past stable state.

Claim 5

A protocol validation system which receives a protocol specification having a plurality of processes, in a form of an electrical signal, and tests said protocol specification by expanding a state transition in each process in accordance with transition information of said protocol specification to find errors of said protocol specification, and delivers indication of said errors in the form of an electrical signal, said protocol validation system comprising: (a) first memory means (1) for storing a protocol which is subject to validation, including an initial state; (b) first operating means (3, 4, 5, 6) connected to said first memory means for receiving information stored therein and expanding a transmission transition and a corresponding reception transition for each said process, and for monitoring a system state composed of a state in each process and a signal state on a channel between processes; (c) second memory means (10) connected to said first operating means for storing a state transition expansion chart for each said process and L value of expanded states for each process; (d) second operating means (7, 8) connected to said first and second memory means and controlled by said first operating means for detecting an unspecified executable transition and a deadlock state, in accordance with a predetermined condition, during expansion of a transition; (e) third operating means (11) connected to said first and second memory means and controlled by said first operating means for detecting a bounded overflow, which is a system state such that the number of signals on a channel between processes exceeds a given channel capacity; (f) fourth operating means (9) connected to said first and second memory means and controlled by said first operating means for detecting a specified unexecutable transition after completion of expansion; and (g) fifth operating means (12) connected to said second memory means and controlled by said first operating means for providing an electrical signal to said first operating means to stop said expansion in accordance with detection of a predetermined condition, and for providing an electrical signal to said first operating means to stop said expansion upon detection of an unbounded overflow which is a system state such that the number of signals on a channel at a certain system state is intended to increase infinitely at another system state which follows said certain system state and which is identical to said certain system state.

Claim 6

A protocol validation system which receives a protocol specification having a plurality of processes, in a form of an electrical signal, and tests said protocol specification by expanding a state transition in each process in accordance with transition information of said protocol specification to find errors of said protocol specification, and delivers indication of said errors in the form of an electrical signal, said protocol validation system comprising: (a) first memory means (1) for storing a protocol which is subject to validation, including an initial state; (b) first operating means (3, 4, 5, 6) connected to said first memory means for receiving information stored therein and expanding a transmission transition and a corresponding reception transition for each said process, and for monitoring a system state composed of a state in each process and a signal state on a channel between processes; (c) second memory means (10) connected to said first operating means for storing a state transition expansion chart for each said process and L value of expanded states for each process; (d) second operating means (7, 8) connected to said first and second memory means and controlled by said first operating means for detecting an unspecified executable transition and a deadlock state, in accordance with a predetermined condition, during expansion of a transition; (e) third operating means (11) connected to said first and second memory means and controlled by said first operating means for detecting a bounded overflow, which is a system state such that the number of signals on a channel between processes exceeds a given channel capacity; (f) fourth operating means (9) connected to said first and second memory means and controlled by said first operating means for detecting a specified unexecutable transition after completion of expansion; and (g) fifth operating means (12) connected to said second memory means and controlled by said first operating means for providing an electrical signal to said first operating means to stop said expansion in accordance with detection of a predetermined condition, and for providing an electrical signal to said first operating means to stop said expansion upon detection of an unbounded overflow which is a system state such that the number of signals on a channel at a certain system state is intended to increase infinitely at another system state which follows said certain system state and which is identical to said certain system state.