US4686567A — Timing circuit for varying the horizontal format …

Claim 1

Independent Claim 365 words

A timing circuit for a digital system that includes a raster scanned display device that includes a horizontal deflection transformer, the display device being adapted to scan a beam through a series of horizontal scan lines at a horizontal scanning rate controlled by a periodic horizontal sync signal having a first period, each horizontal scan line comprising dots that can be individually and selectively illuminated in response to data provided at a rate controlled by a periodic dot clock signal having a second period, the digital system further including means for producing horizontal format data that represents a desired relationship between the first and second periods, the timing circuit comprising: means for generating a periodic horizontal reference signal having a third period; and phase lock loop means for producing the horizontal sync signal and the dot clock signal, the phase lock loop means including means for generating the horizontal sync signal from the dot clock signal based upon the horizontal format data, and control means connected to receive the horizontal sync signal and the horizontal reference signal and to produce the dot clock signal such that the first period is the same as the third period, whereby the desired relationship between the first and second periods is produced, the control means comprising phase control means and a voltage controlled oscillator, the phase control means including a phase comparator for receiving the horizontal sync signal and the horizontal reference signal and for producing a control signal having a voltage level corresponding to a phase difference between the horizontal sync and horizontal reference signals, and a compensation circuit responsive to a flyback signal from the horizontal deflection transformer for producing a compensation signal having a period corresponding to the horizontal scanning rate, the voltage controlled oscillator being connected to receive the control and compensation signals and to produce the dot clock signal, the voltage controlled oscillator including means for responding to said voltage level by producing the dot clock signal having the second period, and means for responding to the compensation signal by varying the second period during each horizontal scan line so as to compensate for nonlinearities in the horizontal scanning rate of the display device.

Claim 2

Dependent Claim 365 words

A timing circuit for a digital system that includes a raster scanned display device that includes a horizontal deflection transformer, the display device being adapted to scan a beam through a series of horizontal scan lines at a horizontal scanning rate controlled by a periodic horizontal sync signal having a first period, each horizontal scan line comprising dots that can be individually and selectively illuminated in response to data provided at a rate controlled by a periodic dot clock signal having a second period, the digital system further including means for producing horizontal format data that represents a desired relationship between the first and second periods, the timing circuit comprising: means for generating a periodic horizontal reference signal having a third period; and phase lock loop means for producing the horizontal sync signal and the dot clock signal, the phase lock loop means including means for generating the horizontal sync signal from the dot clock signal based upon the horizontal format data, and control means connected to receive the horizontal sync signal and the horizontal reference signal and to produce the dot clock signal such that the first period is the same as the third period, whereby the desired relationship between the first and second periods is produced, the control means comprising phase control means and a voltage controlled oscillator, the phase control means including a phase comparator for receiving the horizontal sync signal and the horizontal reference signal and for producing a control signal having a voltage level corresponding to a phase difference between the horizontal sync and horizontal reference signals, and a compensation circuit responsive to a flyback signal from the horizontal deflection transformer for producing a compensation signal having a period corresponding to the horizontal scanning rate, the voltage controlled oscillator being connected to receive the control and compensation signals and to produce the dot clock signal, the voltage controlled oscillator including means for responding to said voltage level by producing the dot clock signal having the second period, and means for responding to the compensation signal by varying the second period during each horizontal scan line so as to compensate for nonlinearities in the horizontal scanning rate of the display device.

Claim 3

Dependent Claim 113 words

The timing circuit of claim 1, wherein the digital system is adapted to display characters such that each character is positioned in a multiple dot character area having a selected number of dots along one of the horizontal scan lines, the character areas being positioned in horizontal rows of plural character areas per row, and wherein the means for generating the horizontal sync signal comprises frequency divider means responsive to the dot clock signal for generating a periodic character clock signal having a period equal to the second period times said selected number, and controller means for generating the horizontal sync signal from the character clock signal based upon the horizontal format data.

Claim 4

Dependent Claim 40 words

The timing circuit of claim 2, wherein the horizontal format data includes character count data indicative of a sum of the number of character areas per row plus a number of character areas representing a blanking interval between successive rows.

Claim 5

Dependent Claim 19 words

The timing circuit of claim 3, wherein the controller means comprises register means for storing the character count data.

Claim 6

Dependent Claim 34 words

The timing circuit of claim 1, wherein the compensation circuit comprises a field effect transistor having a drain coupled to the voltage controlled oscillator through a resistor and coupled to ground through a capacitor.

Claim 7

Dependent Claim 336 words

A timing circuit for a digital system that includes a raster scanned display device adapted to scan a beam through a series of horizontal scan lines at a horizontal scanning rate controlled by a periodic horizontal sync signal having a first period, each horizontal scan line comprising dots that can be individually and selectively illuminated in response to data provided at a rate controlled by a periodic dot clock signal having a second period, the digital system further including means for producing horizontal format data that represents a desired relationship between the first and second periods, the timing circuit comprising: means for generating a periodic horizontal reference signal having a third period; and phase lock loop means for producing the horizontal sync signal and the dot clock signal, the phase lock loop means including means for generating the horizontal sync signal from the dot clock signal based upon the horizontal format data, and control means connected to receive the horizontal sync signal and the horizontal reference signal and to produce the dot clock signal such that the first period is the same as the third period, whereby the desired relationship between the first and second periods is produced, the control means comprising phse control means and a voltage controlled oscillator, the phase control means including a phase comparator for receiving the horizontal sync signal and the horizontal reference signal and for producing a control signal having a voltage level corresponding to a phase difference between the horizontal sync and horizontal reference signals, and selection means comprising latch means for storing frequency select data representing a desired center frequency for the voltage controlled oscillator, and conversion means for converting the frequency select data in the latch means into a corresponding selection signal, the voltage controlled oscillator being connected to receive the control and selection signals, the voltage controlled oscillator including means for responding to the selection signal by operating at a corresponding center frequency, and means for responding to said voltage level by varying the second period.

Claim 8

Dependent Claim 336 words

A timing circuit for a digital system that includes a raster scanned display device adapted to scan a beam through a series of horizontal scan lines at a horizontal scanning rate controlled by a periodic horizontal sync signal having a first period, each horizontal scan line comprising dots that can be individually and selectively illuminated in response to data provided at a rate controlled by a periodic dot clock signal having a second period, the digital system further including means for producing horizontal format data that represents a desired relationship between the first and second periods, the timing circuit comprising: means for generating a periodic horizontal reference signal having a third period; and phase lock loop means for producing the horizontal sync signal and the dot clock signal, the phase lock loop means including means for generating the horizontal sync signal from the dot clock signal based upon the horizontal format data, and control means connected to receive the horizontal sync signal and the horizontal reference signal and to produce the dot clock signal such that the first period is the same as the third period, whereby the desired relationship between the first and second periods is produced, the control means comprising phse control means and a voltage controlled oscillator, the phase control means including a phase comparator for receiving the horizontal sync signal and the horizontal reference signal and for producing a control signal having a voltage level corresponding to a phase difference between the horizontal sync and horizontal reference signals, and selection means comprising latch means for storing frequency select data representing a desired center frequency for the voltage controlled oscillator, and conversion means for converting the frequency select data in the latch means into a corresponding selection signal, the voltage controlled oscillator being connected to receive the control and selection signals, the voltage controlled oscillator including means for responding to the selection signal by operating at a corresponding center frequency, and means for responding to said voltage level by varying the second period.

Claim 9

Dependent Claim 60 words

The timing circuit of claim 6, wherein the latch means includes a plurality of output terminals and means for providing the frequency select data on said output terminals, and wherein the conversion means comprises and FET and a resistor serially connected between each output terminal of the latch means and a common node at which the selection signal is produced.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1990-08-10	1991-02-09	1991-08-11	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1994-08-10	1995-02-09	1995-08-11	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1998-08-10	1999-02-09	1999-08-11	$7700.00	Window Closed / Lapsed

Timing circuit for varying the horizontal format of raster scanned display

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag