US4685080A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microword generation mechanism utilizing separate programmable logic arrays for first and second microwords
Assignee: International Business Machines Corp
•
Filing: 1982-02-22
•
Granted: 1987-08-04
•
Expires: 2002-02-22
Abstract
Abstract A microword generation mechanism is provided for producing the sequences of microwords used to control the execution of processor instructions in a microprogrammed digital data processor. This microword generation mechanism includes a first programmable logic array mechanism responsive to the processor instruction to be executed for providing the first microword needed in the execution of such instruction. This microword generation mechanism also includes a second programmable logic array mechanism responsive to the processor instruction to be executed for providing the second microword needed in the execution of such instruction. This microword generation mechanism further includes at least one additional programmable logic array mechanism responsive to the processor instruction to be executed for providing the remainder of the microwords needed to execute such instruction.
Inventors
- 👤 Joseph C. Rhodes, Jr.
- 👤 Victor S. Moore
- 👤 Wayne R. Kraft
- 👤 John W. Barrs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 15:17
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/28
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
168 words
In a microprogrammed data processor wherein a unique sequence of microwords are used to control execution of each processor instruction, an improved microword generation mechanism comprising: a first programmable logic array mechanism responsive to an operation determining portion of a processor instruction to be executed for providing the first microword of said unique sequence needed in the execution of this processor instruction; a second programmable logic array mechanism responsive to an operation determining portion of this same processor instruction to be executed for providing the second microword of said unique sequence needed in the execution of this processor instruction; and at least one additional programmable logic array mechanism responsive to an operation determining portion of this same processor instruction to be executed for providing the remainder of microwords of said unique sequence needed to execute this processor instruction; said microword generation mechanism having said first and second programmable logic array mechanisms that are smaller and have faster response time than the additional programmable logic array mechanism or mechanisms.
Claim 2
Dependent Claim
168 words
In a microprogrammed data processor wherein a unique sequence of microwords are used to control execution of each processor instruction, an improved microword generation mechanism comprising: a first programmable logic array mechanism responsive to an operation determining portion of a processor instruction to be executed for providing the first microword of said unique sequence needed in the execution of this processor instruction; a second programmable logic array mechanism responsive to an operation determining portion of this same processor instruction to be executed for providing the second microword of said unique sequence needed in the execution of this processor instruction; and at least one additional programmable logic array mechanism responsive to an operation determining portion of this same processor instruction to be executed for providing the remainder of microwords of said unique sequence needed to execute this processor instruction; said microword generation mechanism having said first and second programmable logic array mechanisms that are smaller and have faster response time than the additional programmable logic array mechanism or mechanisms.
Claim 3
Dependent Claim
48 words
An improved microword generation mechanism in accordance with claim 1 wherein the first programmable logic array mechanism is smaller and faster than the second programmable logic array mechanism and the second programmable logic array mechanism is smaller and faster than the additional programmable logic array mechanism or mechanisms.
Claim 4
Dependent Claim
49 words
An improved microword generation mechanism in accordance with claim 1 wherein the first and second programmable logic array mechanisms are responsive to a lesser number of bits in an operation determining portion of the processor instruction to be executed than is the additional programmable logic array mechanism or mechanisms.
Claim 5
Dependent Claim
82 words
An improved microword generation mechanism in accordance with claim 1 wherein: the processor instructions can be divided into different groups of instructions wherein for each group of instructions the first microword of the corresponding sequence of microwords is the same for each instruction in the group; and the first programmable logic array mechanism is responsive to only those bits of an operation determining portion of each processor instruction to be executed which are needed to distinguish between the different groups of instructions.
Claim 6
Dependent Claim
82 words
An improved microword generation mechanism in accordance with claim 1 wherein: the processor instructions can be divided into different groups of instructions wherein for each group of instructions the second microword of the corresponding sequence of microwords is the same for each instruction in the group; and the second programmable logic array mechanism is responsive to only those bits of an operation determining portion of each processor instruction to be executed which are needed to distinguish between the different groups of instructions.
Claim 7
Dependent Claim
172 words
An improved microword generation mechanism in accordance with claim 1 wherein: the processor instructions can be divided into a first set of different groups of instructions wherein for each group of instructions the first microword of the corresponding sequence of microwords is the same for each instruction in the group; the first programmable logic array mechanism is responsice to only those bits of an operation determining portion of each processor instruction to be executed which are needed to distinguish between the different groups of instructions in the first set of groups; the processor instructions can be divided into a second set of different groups of instructions wherein for each group of instructions the second microword of the corresponding sequence of microwords is the same for each instruction in the group; and the second programmable logic array mechanism is responsive to only those bits of an operation determining portion of each processor instruction to be executed which are needed to distinguish between the different groups of instructions in the second set of groups.
Claim 8
Dependent Claim
47 words
An improved microword generation mechanism in accordance with claim 1 wherein the programmable logic array mechanisms have output lines and each of the first and second programmable logic array mechanisms has a lesser number of output lines than does the additional programmable logic array mechanism or mechanisms.
References Cited (Backward Citations)
GB1192368A
Cited
US3760369A
Cited
US3800293A
Cited
US3949370A
Cited
US3959774A
Cited
US4075687A
Cited
US4156925A
Cited
US4173041A
Cited
US4104720A
Cited
US4307445A
Cited
US4325121A
Cited
FR2447062A1
Cited
CA1139001A
Cited
US4338661A
Cited
US4354228A
Cited
US4394736A
Cited
US4370709A
Cited
US4399505A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-08-03 | 1991-02-02 | 1991-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-08-03 | 1995-02-02 | 1995-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-08-03 | 1999-02-02 | 1999-08-04 | $7700.00 | Window Closed / Lapsed |