US4680491A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS data input-output circuit
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1985-05-29
•
Granted: 1987-07-14
•
Expires: 2005-05-29
Abstract
Abstract In a CMOS type input-output circuit having an input control circuit, an output control circuit, a buffer circuit, a CMOS output buffer circuit and an input buffer circuit, the input-output circuit being capable of bidirectional transmission of information between a data bus and an I/O port, improvements on the control circuit are embodied by selecting a gate circuit in the input control circuit corresponding to that in the output control circuit. The output control circuit is connected to the input control circuit and the CMOS output buffer circuit. The CMOS output buffer circuit is connected to the input control circuit and the I/O port. Upon inputting a signal to both control circuits, the output control circuit causes the CMOS output buffer circuit to be electrically floating; the input control circuit outputs a level fixing signal regardless of the logic level of the I/O port.
Inventors
- 👤 Hiroshi Yokouchi
- 👤 Kazuhiko Miyazaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 08:25
CPC Classifications
G; G06; G06F; G06F1/00; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/026; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
297 words
A CMOS data input-output circuit for controlling a bidirectional transmission of information between a data bus and an I/O port comprising: a memory means connected to a bit line of said data bus for temporarily receiving information on said bit line of said data bus in response to a write signal; a CMOS output buffer means including a P-MOS transistor and an N-MOS transistor which are serially connected, said P-MOS transistor having a gate and having a source connected to a power source and having a drain connected to said I/O port, said N-MOS transistor having a gate and having a source connected to a ground and having a drain connected to said I/O port; an output control means having an output connected to the output of said memory means, and having a first output connected to said gate of said P-MOS transistor of said CMOS output buffer means and a second output connected to said gate of said N-MOS transistor of said CMOS output buffer means, and for placing said I/O port in an electrically floating condition when a control signal is input thereto; an input buffer means having an input and having an output connected to said bit line of said data bus for selectively transmitting information on said I/O port to said bit line of said data bus in response to a read signal input thereto; and an input control means having an output connected to said input of said input buffer means, a first input connected to said I/O port and a second input for receiving said control signal; wherein an output of said input control means is fixed at a predetermined logic level when said control signal is inputted to said second input of said input control means during a power-down operation.
Claim 2
Dependent Claim
297 words
A CMOS data input-output circuit for controlling a bidirectional transmission of information between a data bus and an I/O port comprising: a memory means connected to a bit line of said data bus for temporarily receiving information on said bit line of said data bus in response to a write signal; a CMOS output buffer means including a P-MOS transistor and an N-MOS transistor which are serially connected, said P-MOS transistor having a gate and having a source connected to a power source and having a drain connected to said I/O port, said N-MOS transistor having a gate and having a source connected to a ground and having a drain connected to said I/O port; an output control means having an output connected to the output of said memory means, and having a first output connected to said gate of said P-MOS transistor of said CMOS output buffer means and a second output connected to said gate of said N-MOS transistor of said CMOS output buffer means, and for placing said I/O port in an electrically floating condition when a control signal is input thereto; an input buffer means having an input and having an output connected to said bit line of said data bus for selectively transmitting information on said I/O port to said bit line of said data bus in response to a read signal input thereto; and an input control means having an output connected to said input of said input buffer means, a first input connected to said I/O port and a second input for receiving said control signal; wherein an output of said input control means is fixed at a predetermined logic level when said control signal is inputted to said second input of said input control means during a power-down operation.
Claim 3
Dependent Claim
121 words
A CMOS circuit according to claim 1, wherein said memory means comprises: a latch circuit and said output control means comprising a OR gate circuit having a first input for receiving said control signal and having a second input and having an output connected to said gate of said P-MOS transistor of said CMOS buffer means; a NOR gate circuit having a first input for receiving said control signal and having a second input connected to the output of said memory means, and having an output connected to said gate of said N-MOS transistor and said CMOS buffer means; and an inverter connected between said second input of said OR gate circuit and said second input of said NOR gate circuit.
Claim 4
Dependent Claim
18 words
A CMOS circuit according to claim 1, wherein said input control means comprises a CMOS NOR gate circuit.
Claim 5
Dependent Claim
22 words
A CMOS circuit according to claim 1, wherein said input control means comprises a CMOS NOR gate circuit having a hysteresis characteristic.
Claim 6
Dependent Claim
96 words
A CMOS circuit according to claim 3, wherein said CMOS NOR gate circuit comprises first and second P-MOS transistors which are serially connected and disposed between said power source and said input of said input buffer circuit and further comprises first and second N-MOS transistors which are connected in parallel between said ground and said input of said input buffer circuit, gates of said first P-MOS and first N-MOS transistors being connected together so as to receive said control signal and gates of said second P-MOS and second N-MOS transistors being connected to said I/O port.
Claim 7
Dependent Claim
170 words
A CMOS circuit according to claim 4, wherein said CMOS NOR gate circuit comprises: first, second, and third P-MOS transistor which are serially connected and disposed between said power source and said I/O port; first and second N-MOS transistors which are serially connected between said ground and said I/O port; a fourth P-MOS transistor which is connected between said ground and a node between said second and third P-MOS transistors; a third N-MOS transistor which is connected between said power supply and a node between said first and second N-MOS transistors; and a fourth N-MOS transistor connected between said ground and said I/O port; wherein gates of said second and third P-MOS transistors and said first and second N-MOS transistors are connected to said input of said input buffer circuit and gates of said fourth P-MOS transistor and said third N-MOS transistor are connected to said I/O port and gates of said first P-MOS transistor and said fourth N-MOS transistor are connected together so as to receive said control signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-13 | 1991-01-12 | 1991-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-13 | 1995-01-12 | 1995-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-13 | 1999-01-12 | 1999-07-14 | $7700.00 | Window Closed / Lapsed |