US4677422A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiple input signal high-speed analog-digital converter circuit
Assignee: Ishida Co Ltd
•
Filing: 1984-12-10
•
Granted: 1987-06-30
•
Expires: 2004-12-10
Abstract
Abstract A multiple input signal high-speed analog-digital converter circuit for digitizing, by means of an A/D converter, an output signal from a multiplexer which successively delivers multiple input signals applied thereto. Two sample/hold circuits which receive the output signal from the multiplexer repeatedly sample and hold the signal, and a changeover switch keeps one of the sample/hold circuits on hold while the other sample/hold circuit samples the output signal from the multiplexer. While one of the sample/hold circuits is holding the signal, the other sample/hold circuit is sampling another signal so that the A/D conversion time of multiple input signals is capable of being reduced by the sampling time.
Inventors
- 👤 Kazufumi Naito
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 18:28
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/1205; H03M1/121; H03M1/1215
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
295 words
A multiple input signal high signal high-speed analog-digital converter circuit for use with a combinatorial weighing apparatus which provides input data signals to said multiple input signal high-speed analog-digital converter circuit, comprising: a multiplexer, operatively connected to receive the input data signals, for sequentially providing the input data signals in a time series as a first output; a first sample/hold circuit, operatively connected to said multiplexer, for receiving the first output signal, for repeatedly sampling and holding the first output signal and for generating a second output signal; a second sample/hold circuit, operatively connected to said multiplexer, for receiving the first output signal, for repeatedly sampling and holding the first output signal, and for generating a third output signal; a changeover switch, operatively connected to said first and second sample/hold circuits, for selectively maintaining one of said first and second sample/hold circuits in a hold state, while the other of said first and second sample/hold circuits samples the first output signal from said multiplexer; an analog-digital converter, operatively connected to said first and second sample/hold circuits, for receiving the second and third output signals and for converting the second and third output signals into a digital output signal which is provided as an output of said analog-digital converter; a first buffer circuit, operatively connected to said multiplexer, for performing impedance conversion on the first output signal; and an amplifier/level shifter circuit including an amplifier having an adjustable mu-factor, connected between said first buffer circuit and said first and second sample/hold circuits, for adjusting the mu-factor of the amplifier and the zero level of the first output signal, after said first buffer circuit has performed impedance conversion on the first output signal, and for providing the first output signal to said first and second sample/hold circuits.
Claim 2
Dependent Claim
295 words
A multiple input signal high signal high-speed analog-digital converter circuit for use with a combinatorial weighing apparatus which provides input data signals to said multiple input signal high-speed analog-digital converter circuit, comprising: a multiplexer, operatively connected to receive the input data signals, for sequentially providing the input data signals in a time series as a first output; a first sample/hold circuit, operatively connected to said multiplexer, for receiving the first output signal, for repeatedly sampling and holding the first output signal and for generating a second output signal; a second sample/hold circuit, operatively connected to said multiplexer, for receiving the first output signal, for repeatedly sampling and holding the first output signal, and for generating a third output signal; a changeover switch, operatively connected to said first and second sample/hold circuits, for selectively maintaining one of said first and second sample/hold circuits in a hold state, while the other of said first and second sample/hold circuits samples the first output signal from said multiplexer; an analog-digital converter, operatively connected to said first and second sample/hold circuits, for receiving the second and third output signals and for converting the second and third output signals into a digital output signal which is provided as an output of said analog-digital converter; a first buffer circuit, operatively connected to said multiplexer, for performing impedance conversion on the first output signal; and an amplifier/level shifter circuit including an amplifier having an adjustable mu-factor, connected between said first buffer circuit and said first and second sample/hold circuits, for adjusting the mu-factor of the amplifier and the zero level of the first output signal, after said first buffer circuit has performed impedance conversion on the first output signal, and for providing the first output signal to said first and second sample/hold circuits.
Claim 3
Dependent Claim
50 words
A multiple input signal high-speed analog-digital converter circuit as set forth in claim 1, further comprising a second buffer circuit, connected between said changeover switch and said analog-digital converter, for performing an impedance conversion on the second and third output signals in accordance with the state of said changeover switch.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-29 | 1990-12-29 | 1991-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-29 | 1994-12-29 | 1995-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-29 | 1998-12-29 | 1999-06-30 | $7700.00 | Window Closed / Lapsed |