Patent US4670768A successfully refreshed from Google Patents.
US4670768A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Complementary MOS integrated circuits having vertical channel FETs
Assignee: Hitachi Ltd
•
Filing: 1984-12-14
•
Granted: 1987-06-02
•
Expires: 2004-12-14
Abstract
Abstract A semiconductor integrated circuit comprising semiconductor regions in the form of first and second protruding poles that are provided on a semiconductor layer formed on a semiconductor substrate or an insulating substrate, and that are opposed to each other with an insulating region sandwiched therebetween, a p-channel FET provided in the first semiconductor region, and an n-channel FET provided in the second semiconductor region. These FET's have source and drain regions on the upper and bottom portions of the semiconductor regions, and have gate electrodes on the sides of the semiconductor regions. The insulation region between the protruding pole-like semiconductor regions is further utilized as the gate electrode and the gate insulating film.
Inventors
- 👤 Hideo Sunami
- 👤 Makoto Ohkura
- 👤 Shinichiro Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 20:44
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/63; H10B; H10B10/00; H10B10/12; H10D30/67; H10D30/6728; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0195; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/837; H10D84/839; H10D84/85; H10D88/00; H10D88/01
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
226 words
A semiconductor integrated circuit comprising: a substrate having a semiconductor layer on at least a first main surface thereof; a first region of a first type of conductivity formed in said semiconductor layer; a second region of a second type of conductivity formed in said semiconductor layer; a first semiconductor protruding a pole-like region of the second type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said first region, and a second semiconductor protruding pole-like region of the first type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said second region, wherein said first and second protruding pole-like regions are provided as a mesa; a first isolation region provided between said first semiconductor protruding pole-like region and said second semiconductor protruding pole-like region; a third region of the first type of conductivity provided in said first semiconductor protruding pole-like region; a fourth region of the second type of conductivity provided in said second semiconductor protruding pole-like region; a first gate electrode formed on said first semiconductor protruding pole-like region via a first gate insulating film opposite to the first isolation region; and a second gate electrode formed on said second semiconductor protruding pole-like region via a second gate insulating film opposite to the first isolation region.
Claim 2
Dependent Claim
226 words
A semiconductor integrated circuit comprising: a substrate having a semiconductor layer on at least a first main surface thereof; a first region of a first type of conductivity formed in said semiconductor layer; a second region of a second type of conductivity formed in said semiconductor layer; a first semiconductor protruding a pole-like region of the second type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said first region, and a second semiconductor protruding pole-like region of the first type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said second region, wherein said first and second protruding pole-like regions are provided as a mesa; a first isolation region provided between said first semiconductor protruding pole-like region and said second semiconductor protruding pole-like region; a third region of the first type of conductivity provided in said first semiconductor protruding pole-like region; a fourth region of the second type of conductivity provided in said second semiconductor protruding pole-like region; a first gate electrode formed on said first semiconductor protruding pole-like region via a first gate insulating film opposite to the first isolation region; and a second gate electrode formed on said second semiconductor protruding pole-like region via a second gate insulating film opposite to the first isolation region.
Claim 3
Dependent Claim
25 words
A semiconductor integrated circuit according to claim 1, wherein said substrate is an insulator, and said first isolation region is in contact with said substrate.
Claim 4
Dependent Claim
36 words
A semiconductor integrated circuit according to claim 1, wherein said substrate has a semiconductor layer formed on a semiconductor substrate via a first insulator and said first isolation region is in contact with said first insulator.
Claim 5
Dependent Claim
29 words
A semiconductor integrated circuit according to claim 1, wherein said first isolation region is comprised of a first insulation film, a third gate electrode, and a second insulation film.
Claim 6
Dependent Claim
229 words
A semiconductor integrated circuit comprising: a substrate having a semiconductor layer on at least a first main surface thereof; a first region of a first type of conductivity formed in said semiconductor layer; a second region of a second type of conductivity formed in said semiconductor layer; a first semiconductor proruding pole-like region of the second type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said first region, and a second semiconductor protruding pole-like region of the first type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said second region, wherein the first and second semiconductor protruding pole-like regions are provided as a mesa; a third region of the first type of conductivity provided in said first semiconductor protruding pole-like region; a fourth region of the second type of conductivity provided in said second semiconductor protruding pole-like region; a first gate electrode formed on said first semiconductor protruding pole-like region via first insulating film; and a second gate elecrode formed on said second semiconductor protruding pole-like region via a second insulating film; and a first isolation region provided between said first semiconductor protruding pole-like region and said second semiconductor proruding pole-like region, wherein said substrate is an insulator, and said first isolation region is in contact with said substrate.
Claim 7
Dependent Claim
229 words
A semiconductor integrated circuit comprising: a substrate having a semiconductor layer on at least a first main surface thereof; a first region of a first type of conductivity formed in said semiconductor layer; a second region of a second type of conductivity formed in said semiconductor layer; a first semiconductor proruding pole-like region of the second type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said first region, and a second semiconductor protruding pole-like region of the first type of conductivity that is so provided as to come into contact, with at least a portion thereof, with said second region, wherein the first and second semiconductor protruding pole-like regions are provided as a mesa; a third region of the first type of conductivity provided in said first semiconductor protruding pole-like region; a fourth region of the second type of conductivity provided in said second semiconductor protruding pole-like region; a first gate electrode formed on said first semiconductor protruding pole-like region via first insulating film; and a second gate elecrode formed on said second semiconductor protruding pole-like region via a second insulating film; and a first isolation region provided between said first semiconductor protruding pole-like region and said second semiconductor proruding pole-like region, wherein said substrate is an insulator, and said first isolation region is in contact with said substrate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-01 | 1990-12-01 | 1991-06-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-01 | 1994-12-01 | 1995-06-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-01 | 1998-12-01 | 1999-06-02 | $7700.00 | Window Closed / Lapsed |