Patent US4670708A successfully refreshed from Google Patents.
US4670708A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Short detector for fusible link array using a pair of parallel connected reference fusible links
Assignee: Lattice Semiconductor Corp
•
Filing: 1984-07-30
•
Granted: 1987-06-02
•
Expires: 2004-07-30
Abstract
Abstract Circuitry is provided for testing fusible link arrays for short circuits around the fusible links. Each link is electrically isolated and compared with a pair of reference fusible links to detect the presence or absence of a short circuit.
Inventors
- 👤 Bob Bosnyak
- 👤 Albert Chan
- 👤 Mark Fitzpatrick
- 👤 Gary Gouldsberry
- 👤 Cyrus Tsui
- 👤 Andrew K. Chan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:23
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/50; G11C29/50008; G01; G01R; G01R31/00; G01R31/50; G01R31/52; G11C29/02; G11C17/00; G11C17/14
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
166 words
Circuitry for testing for short circuits in a fusible link array, said array having a plurality of discrete fusible links each having a nominal resistance R F , any short circuits in one of said fusible links presenting a resistance R FS which is substantially lower than R F , said circuitry comprising: means for electrically isolating one of said fusible links from the other of said links; a pair of reference fusible links each having a nomimal resistance R F ; a reference voltage circuit, said reference fusible links being connected in parallel with each other in said reference voltage circuit; means for applying a voltage across the one of said fusible links under test and across said pair of reference fusible links; and means for comparing the voltage across said fusible link under test with the voltage across said pair of parallel-connected reference fusible links to provide an indication of the presence or absence of a short circuit across said fusible link under test.
Claim 2
Dependent Claim
166 words
Circuitry for testing for short circuits in a fusible link array, said array having a plurality of discrete fusible links each having a nominal resistance R F , any short circuits in one of said fusible links presenting a resistance R FS which is substantially lower than R F , said circuitry comprising: means for electrically isolating one of said fusible links from the other of said links; a pair of reference fusible links each having a nomimal resistance R F ; a reference voltage circuit, said reference fusible links being connected in parallel with each other in said reference voltage circuit; means for applying a voltage across the one of said fusible links under test and across said pair of reference fusible links; and means for comparing the voltage across said fusible link under test with the voltage across said pair of parallel-connected reference fusible links to provide an indication of the presence or absence of a short circuit across said fusible link under test.
Claim 3
Dependent Claim
151 words
Circuitry for testing for short circuits in a fusible link array, said array having a plurality of discrete fusible links each having a nominal resistance R F , any short circuit in one of said fusible links presenting a resistance R FS which is substantially lower than R F , said circuitry comprising: means for electrically isolating one of said fusible links from the other of said links; a pair of reference fusible links each having a nominal resistance R F ; a reference voltage circuit, said reference fusible links being connected in parallel with each other in said reference voltage circuit; means for applying a voltage across the one of said fusible links under test and across said pair of reference fusible links; means for detecting whether the voltage across said fusible link under test is larger or smaller than the voltage across said pair of parallel-connected reference fusible links.
Claim 4
Dependent Claim
151 words
Circuitry for testing for short circuits in a fusible link array, said array having a plurality of discrete fusible links each having a nominal resistance R F , any short circuit in one of said fusible links presenting a resistance R FS which is substantially lower than R F , said circuitry comprising: means for electrically isolating one of said fusible links from the other of said links; a pair of reference fusible links each having a nominal resistance R F ; a reference voltage circuit, said reference fusible links being connected in parallel with each other in said reference voltage circuit; means for applying a voltage across the one of said fusible links under test and across said pair of reference fusible links; means for detecting whether the voltage across said fusible link under test is larger or smaller than the voltage across said pair of parallel-connected reference fusible links.
Claim 5
Dependent Claim
76 words
Circuitry in accordance with claim 2 in which said fusible links are arranged in an array having individually selectable orthogonal bit lines and word lines, the location of each of said fusible links being defined by the intersection of a bit line and a word line; and said means for electrically isolating one of said fusible links comprises means for selecting a given one of said bit lines and a given one of said word lines.
Claim 6
Dependent Claim
19 words
Circuitry in accordance with claim 3 including a pair of reference fusible links for each of said word lines.
Claim 7
Dependent Claim
67 words
Circuitry in accordance with claim 3 including a voltage source; a first transistor connected to said voltage source through a selected one of said fusible links; a second transistor connected to said voltage source through said pair of parallel-connected fusible links; and means for comparing the voltages across said first and second transistors to provide an indication of a short circuit across said fusible link under test.
References Cited (Backward Citations)
US4499579A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-01 | 1990-12-01 | 1991-06-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-01 | 1994-12-01 | 1995-06-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-01 | 1998-12-01 | 1999-06-02 | $7700.00 | Window Closed / Lapsed |