Patent US4670665A successfully refreshed from Google Patents.
US4670665A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital pulse width detector
Assignee: RCA Licensing Corp
•
Filing: 1985-07-31
•
Granted: 1987-06-02
•
Expires: 2005-07-31
Abstract
Abstract Apparatus for passing digital pulses from a bilevel digital signal source having widths wider than a given minimum and narrower than a given maximum is described. A first duration sensitive signal gate is coupled to the signal source and passes only signals having widths wider than the given minimum duration. A second duration sensitive signal gate is also coupled to the signal source and passes only signals having widths equal to or wider than the given maximum duration. A signal selection means is coupled to the first and second duration sensitive signal gates, and passes pulses which have been passed by the first but not the second duration sensitive signal gate.
Inventors
- 👤 Leopold A. Harwood
- 👤 Robert A. Wargo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:39
CPC Classifications
G; G01; G01R; G01R19/00; G01R29/00; G01R29/02; G01R29/027; G01R29/0273; G01R23/00; G01R23/02; G01R23/15
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
117 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate.
Claim 2
Dependent Claim
117 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate.
Claim 3
Dependent Claim
265 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration, and including a serial connection of a first plurality of delay devices forming junctions therebetween, said serial connection having an input terminal coupled to said source of bilevel digital signals, an output terminal, and a plurality of output taps respectively coupled to said input terminal, said output terminal, and said junctions, an AND gate having a plurality of inputs coupled to respective ones of said output taps of said serial connection, and an output, and a cascade connection of a plurality of two input OR gates alternating with a second plurality of delay devices wherein first input terminals of respective OR gates are coupled to output terminals of respective delay devices, the output terminals of respective OR gates are coupled to input terminals of respective delay devices, and the second input terminals of all of said OR gates are coupled to the output terminal of said AND gate; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate.
Claim 4
Dependent Claim
265 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration, and including a serial connection of a first plurality of delay devices forming junctions therebetween, said serial connection having an input terminal coupled to said source of bilevel digital signals, an output terminal, and a plurality of output taps respectively coupled to said input terminal, said output terminal, and said junctions, an AND gate having a plurality of inputs coupled to respective ones of said output taps of said serial connection, and an output, and a cascade connection of a plurality of two input OR gates alternating with a second plurality of delay devices wherein first input terminals of respective OR gates are coupled to output terminals of respective delay devices, the output terminals of respective OR gates are coupled to input terminals of respective delay devices, and the second input terminals of all of said OR gates are coupled to the output terminal of said AND gate; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate.
Claim 5
Dependent Claim
262 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration, including a serial connection of a first plurality of delay devices forming junctions therebetween, said serial connection having an input terminal coupled to said source of bilevel digital signals, an output terminal, and a plurality of output taps respectively coupled to said input terminal, said output terminal, and said junctions, an AND gate having a plurality of inputs coupled to respective ones of said output taps of said serial connection, and an output, and a cascade connection of a plurality of two input OR gates alternating with a second plurality of delay devices wherein first input terminals of respective OR gates are coupled to output terminals of respective delay devices, the output terminals of respective OR gates are coupled to input terminals of respective delay devices, and the second input terminals of all of said OR gates are coupled to the output terminal of said AND gate; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration signal gate and which have not passed through said second duration signal gate.
Claim 6
Dependent Claim
262 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration, including a serial connection of a first plurality of delay devices forming junctions therebetween, said serial connection having an input terminal coupled to said source of bilevel digital signals, an output terminal, and a plurality of output taps respectively coupled to said input terminal, said output terminal, and said junctions, an AND gate having a plurality of inputs coupled to respective ones of said output taps of said serial connection, and an output, and a cascade connection of a plurality of two input OR gates alternating with a second plurality of delay devices wherein first input terminals of respective OR gates are coupled to output terminals of respective delay devices, the output terminals of respective OR gates are coupled to input terminals of respective delay devices, and the second input terminals of all of said OR gates are coupled to the output terminal of said AND gate; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration signal gate and which have not passed through said second duration signal gate.
Claim 7
Dependent Claim
171 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate, including an inverter having an input coupled to said second duration sensitive signal gate, and an output, and an AND gate having a first input coupled to said first duration sensitive signal gate, a second input coupled to the output of said inverter, and an output at which pulse width detected signals are produced.
Claim 8
Dependent Claim
171 words
In a digital signal processing system, including a source of bilevel digital signals, a digital pulse width detector, comprising: a first duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a first given duration; a second duration sensitive signal gate coupled to said source of bilevel digital signals, for passing only pulses having widths greater than a second given duration greater than said first given duration; and signal selection means coupled to said first and second duration sensitive signal gates for passing only pulses which have passed through said first duration sensitive signal gate and which have not passed through said second duration sensitive signal gate, including an inverter having an input coupled to said second duration sensitive signal gate, and an output, and an AND gate having a first input coupled to said first duration sensitive signal gate, a second input coupled to the output of said inverter, and an output at which pulse width detected signals are produced.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-01 | 1990-12-01 | 1991-06-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-01 | 1994-12-01 | 1995-06-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-01 | 1998-12-01 | 1999-06-02 | $7700.00 | Window Closed / Lapsed |