US4669101A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed counter with decoding means and means for selecting second and higher order counter stages to be toggled
Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1985-12-09
•
Granted: 1987-05-26
•
Expires: 2005-12-09
Abstract
Abstract A counter for counting clock pulses and having a plurality of output bits successively numbered from a first output bit to a highest output bit. The counter includes a plurality of bistable devices, one bistable device being associated with each output bit, and each bistable device including a clock input for receiving clock pulses to be counted, and an output for providing one of the output bits and its complement. The bistable device which is associated with the first output bit toggles with the receipt of each clock pulse to be counted. The counter also includes a decode section responsive to the outputs of the plurality of bistable devices for providing decoded signals, and a select section for receiving the clock pulses to be counted and responsive to the decoded signals and the complement of the first output bit. The select section selects which of the plurality of bistable devices associated with the second and higher output bits will toggle on the receipt of the next clock pulse. The plurality of bistable devices, the decode section, and the select section operate in parallel with one another.
Inventors
- 👤 Craig C. McCombs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 04:00
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037; H03K23/00; H03K23/40; H03K23/50
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
193 words
A counter for counting clock pulses and having a plurality of output terminals successively arranged from a first output terminal to a highest output terminal, said counter comprising: a plurality of bistable devices, each bistable device including clock input means for receiving clock pulses to be counted, and output means for providing an output bit to one of said output terminals and the complement of its output bit to other output terminals, the bistable device of the first output terminal toggling with the receipt of each clock pulse to be counted; a decode section responsive to outputs provided by the output means of said plurality of bistable devices for providing decoded signals; and a select section having means for receiving said clock pulses to be counted and responsive to said decoded signals and the complement of the output bit on said first output terminal, said select section for selecting which of said plurality of bistable devices of the second and higher output terminals will toggle on the receipt of the next clock pulse; said plurality of bistable devices, said decode section, and said select section being arranged in a plurality of data channels.
Claim 2
Dependent Claim
193 words
A counter for counting clock pulses and having a plurality of output terminals successively arranged from a first output terminal to a highest output terminal, said counter comprising: a plurality of bistable devices, each bistable device including clock input means for receiving clock pulses to be counted, and output means for providing an output bit to one of said output terminals and the complement of its output bit to other output terminals, the bistable device of the first output terminal toggling with the receipt of each clock pulse to be counted; a decode section responsive to outputs provided by the output means of said plurality of bistable devices for providing decoded signals; and a select section having means for receiving said clock pulses to be counted and responsive to said decoded signals and the complement of the output bit on said first output terminal, said select section for selecting which of said plurality of bistable devices of the second and higher output terminals will toggle on the receipt of the next clock pulse; said plurality of bistable devices, said decode section, and said select section being arranged in a plurality of data channels.
Claim 3
Dependent Claim
75 words
The counter of claim 1 wherein the bistable device of the first output terminal has a first output for providing an output bit, a second, negated output for providing the complement of its output bit, a data input connected to said second, negated output, and a clock input for receiving clock pulses to be counted; wherein each clock pulse received at said clock input causes said bistable device of the first output terminal to toggle.
Claim 4
Dependent Claim
115 words
The counter of claim 1 comprising a plurality of NOR gates, each having multiple inputs and an output for providing a decode signal, one of said NOR gates for each of the third and higher output terminals; said output means of the bistable device of the first output terminal being connected to one input of each of said NOR gates for providing the output bit of said first output terminal to each of said NOR gates; and each of said output means of the bistable devices of the second and higher other output terminals being connected, respectively, to all NOR gates of higher numbered output terminals for providing thereto, the complement of its output bit.
Claim 5
Dependent Claim
58 words
The counter of claim 3 wherein said select section comprises a plurality of select bistable devices, one of said select bistable devices for each of said NOR gates, and each of said select bistable devices having a clock input for receiving clock pulses to be counted and a data input connected to the output of its NOR gate.
Claim 6
Dependent Claim
54 words
The counter of claim 4 wherein said select section further comprises an additional select bistable device having a clock input for receiving said clock pulses to be counted, and a data input connected to the output means of the bistable device of the first output terminal for receiving the complement of its output bit.
Claim 7
Dependent Claim
85 words
The counter of claim 5 wherein the select bistable devices of said select section and the bistable device of the first output terminal are all D type flip-flops, each having a master section including a latching means for latching data on its data input responsive to a clock pulse on its clock input, and a slave section including a first output for providing data latched by its latching means, and a second, negated output for providing the complement of data latched by its latching means.
Claim 8
Dependent Claim
79 words
The counter of claim 6 wherein the bistable devices of the second and higher output terminals are toggle flip-flops, each of said toggle flip-flops having a toggle input connected to the first output of a respective one of said D type flip-flops of said select section, a hold input connected to the second, negated output of said respective one of said D type flip-flops of said select section, and a clock input for receiving clock pulses to be counted.
Claim 9
Dependent Claim
125 words
The counter of claim 7 wherein each of said toggle flip-flops includes a master section having a control means for sensing the condition of its respective toggle and hold inputs responsive to said clock pulse on its clock input; and a slave section having a first output for providing an output bit responsive to said clock pulse, and a second, negated output for providing the complement of its output bit to the decode section; each of said toggle flip-flops for toggling its outputs when the condition of its toggle input is high and the condition of its hold input is low, and for not toggling its outputs when the condition of its toggle input is low and the condition of its hold input is high.
Claim 10
Dependent Claim
54 words
The counter of claim 8 wherein said toggle flip-flops and said D type flip-flops each includes a reset input for receiving a reset pulse to reset said toggle flip-flops and said D type flip-flops such that all of the output bits of the output terminals of the counter are reset to their zero condition.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-05-25 | 1990-11-24 | 1991-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-05-25 | 1994-11-24 | 1995-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-05-25 | 1998-11-24 | 1999-05-26 | $7700.00 | Window Closed / Lapsed |