Patent US4667121A successfully refreshed from Google Patents.
US4667121A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit speed controller
Assignee: Motorola Solutions Inc
•
Filing: 1986-05-27
•
Granted: 1987-05-19
•
Expires: 2006-05-27
Abstract
Abstract A speed control circuit made by using CMOS processes is capable of handling high voltage and high current loads. The output of the speed control circuit is provided by a power field effect transistor. Current sensing means are provided to generate a fault signal in case an over current condition occurs. The junction temperature of the power field effect transistor is also monitored to provide an over temperature condition if the temperature of the junction of the power field effect transistor exceeds a predetermined value. A ramping generator is used to set a latch which controls the operation of the power field effect transistor. A speed control signal is compared against the ramping signal provided by the ramp generator and resets the latch in order to provide speed control.
Inventors
- 👤 Gary Fay
- 👤 Jeffrey G. Mansmann
- 👤 Keith M. Wellnitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 09:30
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H02; H02P; H02P7/00; H02P7/06; H02P7/18; H02P7/24; H02P7/28; H02P7/285; H03K17/08; H03K17/082; H03K17/0822; H03K2017/0806
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
216 words
An integrated circuit speed controller having a controllable power field effect transistor, comprising: a current sense field effect transistor for monitoring the current flowing through the power field effect transistor; a resistor connected in series with the current sense field effect transistor and providing a voltage proportional to current monitored; an amplifier for amplifying the proportional voltage; a first comparator for comparing the amplified proportional voltage to a reference voltage and providing an output when the amplified proportional voltage exceeds the reference voltage; a thermal limit circuit for providing an over temperature signal when the temperature of the integrated circuit exceeds a predetermined limit; means for providing a fault signal when the output of the first comparator or the over temperature signal is present; a ramp generator for providing a ramp signal and a set pulse; a flip-flop for being set to a first state by the set pulse and providing an output; a second comparator receiving the ramp signal at a first input and receiving a control voltage at a second input and providing an output to reset the flip-flop; and a buffer driver coupled to the output of the flip-flop and in response to such output providing an enabling signal to the power field effect transistor and to the current sense field effect transistor.
Claim 2
Dependent Claim
216 words
An integrated circuit speed controller having a controllable power field effect transistor, comprising: a current sense field effect transistor for monitoring the current flowing through the power field effect transistor; a resistor connected in series with the current sense field effect transistor and providing a voltage proportional to current monitored; an amplifier for amplifying the proportional voltage; a first comparator for comparing the amplified proportional voltage to a reference voltage and providing an output when the amplified proportional voltage exceeds the reference voltage; a thermal limit circuit for providing an over temperature signal when the temperature of the integrated circuit exceeds a predetermined limit; means for providing a fault signal when the output of the first comparator or the over temperature signal is present; a ramp generator for providing a ramp signal and a set pulse; a flip-flop for being set to a first state by the set pulse and providing an output; a second comparator receiving the ramp signal at a first input and receiving a control voltage at a second input and providing an output to reset the flip-flop; and a buffer driver coupled to the output of the flip-flop and in response to such output providing an enabling signal to the power field effect transistor and to the current sense field effect transistor.
Claim 3
Dependent Claim
46 words
The integrated circuit speed controller of claim 1 further including logic means for receiving the fault signal and the output of the second comparator and providing the reset signal to the flip-flop when either the fault signal or the output of the second comparator is present.
Claim 4
Dependent Claim
185 words
A monolithic integrated circuit for controlling speed of a component powered by a direct current, comprising: a power field effect transistor for controllably switching on and off the direct current; a current sensing field effect transistor for controllably switching a small portion of the direct current; first means coupled to the current sensing field effect transistor for providing an over current limit signal when the small portion of the direct current exceeds a predetermined value; a thermal limit circuit for sensing temperature of the monolithic integrated circuit and providing an over temperature limit when the temperature exceeds a predetermined value; a ramp generator for providing a ramp signal and a pulse output; second means coupled to the ramp generator for receiving the ramp signal and providing a predetermined output depending on the ratio of the ramp signal to a speed control signal; and logic means for providing an enabling output in response to the pulse output from the ramp generator and inhibiting the enabling output in response to the over current limit signal, the over temperature limit, or the predetermined output of the second means.
Claim 5
Dependent Claim
185 words
A monolithic integrated circuit for controlling speed of a component powered by a direct current, comprising: a power field effect transistor for controllably switching on and off the direct current; a current sensing field effect transistor for controllably switching a small portion of the direct current; first means coupled to the current sensing field effect transistor for providing an over current limit signal when the small portion of the direct current exceeds a predetermined value; a thermal limit circuit for sensing temperature of the monolithic integrated circuit and providing an over temperature limit when the temperature exceeds a predetermined value; a ramp generator for providing a ramp signal and a pulse output; second means coupled to the ramp generator for receiving the ramp signal and providing a predetermined output depending on the ratio of the ramp signal to a speed control signal; and logic means for providing an enabling output in response to the pulse output from the ramp generator and inhibiting the enabling output in response to the over current limit signal, the over temperature limit, or the predetermined output of the second means.
Claim 6
Dependent Claim
35 words
The monolithic integrated circuit of claim 3 further including a bandgap reference generator for providing a temperature stable voltage to the thermal limit circuit, and for providing a stable reference voltage to the first means.
Claim 7
Dependent Claim
24 words
The monolithic integrated circuit of claim 3 further including an OR gate for combining the over temperature limit and the over current limit signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-05-18 | 1990-11-17 | 1991-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-05-18 | 1994-11-17 | 1995-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-05-18 | 1998-11-17 | 1999-05-19 | $7700.00 | Window Closed / Lapsed |