Patent US4663590A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4663590A Expired / Lapsed US ⏱️ 0.0 years remaining

Single frequency noise reduction circuit for squids

Assignee: Unisys Corp
•
Filing: 1985-11-06
•
Granted: 1987-05-05
•
Expires: 2005-11-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A two-junction DC SQUID is supplied a single square-wave frequency signal that both biases the SQUID and provides modulation with a square-wave train that is 90° phase displaced with respect to the bias square-wave train in order to eliminate low frequency noise with cross-modulation frequency products.

Inventors

  • 👤 Meir Gershenson
  • 👤 Dale J. Fixsen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 10:10
CPC Classifications
G; G01; G01R; G01R33/00; G01R33/02; G01R33/035; G01R33/0354; G01R33/0356; Y; Y10; Y10S; Y10S505/00; Y10S505/825; Y10S505/842; Y10S505/843; Y10S505/845; Y10S505/846

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 116 words
A dc SQUID circuit having a pair of Josephson junctions connected in a superconductive loop, comprising means for applying a bias current through the pair of junctions in parallel forming said loop via square-waves, means for producing bias current square-waves periodically at a frequency, modulation means for producing modulation square-waves that produce flux which links the loop at said same square-wave frequency wherein said modulation and said bias current square-waves are approximately 90° phase displaced and means coupled across said junctions in parallel for generating an output signal that varies in magnitude in response to changes in the voltage across said two junctions in parallel due to changes in the level of flux linking the loop.
Claim 2
Dependent Claim 116 words
A dc SQUID circuit having a pair of Josephson junctions connected in a superconductive loop, comprising means for applying a bias current through the pair of junctions in parallel forming said loop via square-waves, means for producing bias current square-waves periodically at a frequency, modulation means for producing modulation square-waves that produce flux which links the loop at said same square-wave frequency wherein said modulation and said bias current square-waves are approximately 90° phase displaced and means coupled across said junctions in parallel for generating an output signal that varies in magnitude in response to changes in the voltage across said two junctions in parallel due to changes in the level of flux linking the loop.
Claim 3
Dependent Claim 23 words
A dc SQUID circuit as claimed in claim 1 wherein said modulation and bias square-waves are produced by modulation and bias chopper means.
Claim 4
Dependent Claim 32 words
A dc SQUID circuit as claimed in claim 1 further comprising demodulation means which produces demodulation square-waves that change levels upon the level change of either a modulation of a bias square-wave.
Claim 5
Dependent Claim 34 words
A dc SQUID circuit as claimed in claim 3 wherein said demodulation square-waves are produced by demodulation chopper means which operate at twice the square-wave frequency of said modulation and said bias chopper means.

References Cited (Backward Citations)

US3221273A Cited
US3450899A Cited
US3725819A Cited
US4389612A Cited
US4585999A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-05-04 1990-11-03 1991-05-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-05-04 1994-11-03 1995-05-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-05-04 1998-11-03 1999-05-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag