← Back to Patent Explorer
US4658379A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor memory device with a laser programmable redundancy circuit

Assignee: Mitsubishi Electric Corp
•
Filing: 1984-10-30
•
Granted: 1987-04-14
•
Expires: 2004-10-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor memory device with a laser programmable redundancy circuit, which includes: a plurality of decoders for selecting a row or column of the memory; at least one spare decoder which is selected instead of a decoder connected to a faulty memory cell; a link element inserted in series with the precharging transistor and connected between the power supply and the decoder output line; a signal generator which generates a non-selection signal for making the object decoder unselected only when a spare decoder is selected, the signal generator being provided in the spare decoder; and a transistor, having a gate to which the non-selection signal is input, with the drain and the source thereof being connected to the decoder output and ground, respectively, the transistor being provided in the decoder.

Inventors

  • 👤 Kazuyasu Fujishima
  • 👤 Kazuhiro Shimotori
  • 👤 Hideyuki Ozaki
  • 👤 Hideshi Miyatake
  • 👤 Masahiro Tomisato

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 08:30
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C29/787; G11C8/00; G11C8/10

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 126 words
A semiconductor memory device with a laser programmable redundancy circuit, which comprises: a plurality of decoders for selecting a row or a column of the memory, each decoder including a decoder output line, a precharging transistor connected to a power supply and a selectively disconnecting link element disposed in series with said precharging transistor and connecting said precharging transistor to said decoder output line; and at least one spare decoder which is selected instead of a decoder connected to a faulty memory cell wherein said selectively disconnecting link element selectively disconnects said precharging transistor and said decoder output line when said spare decoder is selected instead of said decoder that is connected to a faulty memory cell thereby preventing a precharge of said decoder output line.
Claim 2
Dependent Claim 126 words
A semiconductor memory device with a laser programmable redundancy circuit, which comprises: a plurality of decoders for selecting a row or a column of the memory, each decoder including a decoder output line, a precharging transistor connected to a power supply and a selectively disconnecting link element disposed in series with said precharging transistor and connecting said precharging transistor to said decoder output line; and at least one spare decoder which is selected instead of a decoder connected to a faulty memory cell wherein said selectively disconnecting link element selectively disconnects said precharging transistor and said decoder output line when said spare decoder is selected instead of said decoder that is connected to a faulty memory cell thereby preventing a precharge of said decoder output line.
Claim 3
Dependent Claim 35 words
The semiconductor memory device of claim 1, wherein said selectively disconnecting link element is capable of being melted by a laser beam so as to selectively disconnect said precharging transistor and said decoder output line.
Claim 4
Dependent Claim 88 words
The semiconductor memory device of claim 1 wherein each decoder includes a selection transistor having a first active electrode connected to said decoder output line and a second active electrode connected to ground, and wherein said at least one spare decoder includes a signal generator that generates a non-selection signal when said spare decoder is selected instead of said decoder connected to a faulty memory cell, said non-selection signal being input to a gate electrode of said selection transistor and causing said decoder output line to be unselected.
Claim 5
Dependent Claim 41 words
The semiconductor memory device of claim 3 wherein a subdecode signal for selecting one word line from a plurality of word lines that are connected to a said decoder output line and said non-selection signal are produced at the same time.
Claim 6
Dependent Claim 53 words
A semiconductor memory device as defined in claim 3 wherein said non-selection signal and a sub-decode signal for selecting one word line from a plurality of word lines that are connected to the decoder output line are input to the decoder in an order such that the former is prior to the latter.

References Cited (Backward Citations)

US4538247A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-04-13 1990-10-13 1991-04-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-04-13 1994-10-13 1995-04-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-04-13 1998-10-13 1999-04-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag