Patent US4656631A successfully refreshed from Google Patents.
US4656631A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process and circuit arrangement for checking a program in data processing units
Assignee: Wincor Nixdorf International GmbH
•
Filing: 1985-02-06
•
Granted: 1987-04-07
•
Expires: 2005-02-06
Abstract
Abstract In checking a program in data processing units, the working memory, before the completion of the program, has written into it information to which respectively a false parity signal is assigned. In this way program mistakes in the program to be checked, which can be revealed in a read access to a non-normalized memory cell, are recognized instantly.
Inventors
- 👤 Gerhard Nowak
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:35
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
113 words
A method for checking a program in a data processing unit, the program to be checked normalizing the working memory by writing data with parity signals into the memory cells of the working memory which are to be used by the program, the data processing system having an operating system for controlling the running of the program and for interrupting the program when data is recalled from the working memory having a parity error, the improvement comprising: writing data with false parity signals into at least the memory cells of the working memory to be used by the program to be checked prior to the program to be checked normalizing the working memory.
Claim 2
Independent Claim
113 words
A method for checking a program in a data processing unit, the program to be checked normalizing the working memory by writing data with parity signals into the memory cells of the working memory which are to be used by the program, the data processing system having an operating system for controlling the running of the program and for interrupting the program when data is recalled from the working memory having a parity error, the improvement comprising: writing data with false parity signals into at least the memory cells of the working memory to be used by the program to be checked prior to the program to be checked normalizing the working memory.
Claim 3
Dependent Claim
66 words
The method as claimed in claim 1 where the data processing unit includes means for receiving a start program command for starting the program to be checked, the improvement further comprising: initiating said writing data with false parity signals and then starting said program to be checked only after the completion of the writing data with false parity signals in response to a start program command.
Claim 4
Dependent Claim
61 words
The method as claimed in claim 1 wherein the data processing unit includes means for dynamically assigning certain memory regions to a program and for dynamically releasing the memory regions assigned to a program, the improvement further comprising: writing data with false parity signals into released memory regions upon dynamic release of said memory regions by the program to be checked.
Claim 5
Dependent Claim
263 words
A data processing unit comprising: a read/write memory means having a plurality of memory cells for writing and recalling data words and corresponding parity signals; a central processing unit for manipulating data words recalled from said read/write memory means and writing resulting data in said read/write memory means; a parity generator/parity checker means connected to said read/write memory means and said central processing unit for checking the parity of data words recalled from said read/write memory means against said corresponding parity signal and signaling said central processing unit upon detection of a parity error and for generating the corresponding parity signal for data words to be written into said read/write memory means; an exclusive OR circuit having a first input receiving the parity signal generated by said parity generator/parity checker means and a second input receiving a control signal controlled by said central processing unit and an output connected to said read/write memory means for supplying said parity signal corresponding to a data word to be written into said read/write memory means, whereby the state of said control signal controls whether true or false parity signals are written into said read/write memory means; and an operating system memory having stored therein an operating system for control of said central processing unit for writing data words having false parity signals into at least the memory cells of said read/write memory means to be used by a program to be checked by causing said central processing unit to control the state of said control signal supplied to said second input of said exclusive OR circuit.
Claim 6
Dependent Claim
263 words
A data processing unit comprising: a read/write memory means having a plurality of memory cells for writing and recalling data words and corresponding parity signals; a central processing unit for manipulating data words recalled from said read/write memory means and writing resulting data in said read/write memory means; a parity generator/parity checker means connected to said read/write memory means and said central processing unit for checking the parity of data words recalled from said read/write memory means against said corresponding parity signal and signaling said central processing unit upon detection of a parity error and for generating the corresponding parity signal for data words to be written into said read/write memory means; an exclusive OR circuit having a first input receiving the parity signal generated by said parity generator/parity checker means and a second input receiving a control signal controlled by said central processing unit and an output connected to said read/write memory means for supplying said parity signal corresponding to a data word to be written into said read/write memory means, whereby the state of said control signal controls whether true or false parity signals are written into said read/write memory means; and an operating system memory having stored therein an operating system for control of said central processing unit for writing data words having false parity signals into at least the memory cells of said read/write memory means to be used by a program to be checked by causing said central processing unit to control the state of said control signal supplied to said second input of said exclusive OR circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-04-06 | 1990-10-06 | 1991-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-04-06 | 1994-10-06 | 1995-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-04-06 | 1998-10-06 | 1999-04-07 | $7700.00 | Window Closed / Lapsed |