US4656608A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Fujitsu Ltd
•
Filing: 1985-05-23
•
Granted: 1987-04-07
•
Expires: 2005-05-23
Abstract
Abstract A semiconductor memory device includes at least a pair of bit lines, a word line, a pair of load transistors each connected to the bit lines, a memory cell connected to the bit lines and the word line and selected by an address signal, and an equalizing circuit connected between each of the bit lines. According to the present invention, the equalizing circuit comprises an P-channel type MIS transistor and an N-channel type MIS transistor that are connected in parallel and temporarily turned ON in response to a change of the address signal.
Inventors
- 👤 Keizo Aoyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 08:30
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C7/00; G11C7/12; G11C8/00; G11C8/18
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
98 words
A semiconductor memory device comprising a memory cell selected by an address signal, at least a pair of signal lines for receiving complementary signals corresponding to information stored or to be stored in said memory cell, and an equalizing circuit connected between said signal lines for equalizing the potential of said signal lines, said equalizing circuit comprising a P-channel type MIS transistor and an N-channel type MIS transistor connected in parallel, and first means for temporarily turning ON said P-channel type MIS transistor and said N-channel type MIS transistor in response to a change of said address signal.
Claim 2
Dependent Claim
98 words
A semiconductor memory device comprising a memory cell selected by an address signal, at least a pair of signal lines for receiving complementary signals corresponding to information stored or to be stored in said memory cell, and an equalizing circuit connected between said signal lines for equalizing the potential of said signal lines, said equalizing circuit comprising a P-channel type MIS transistor and an N-channel type MIS transistor connected in parallel, and first means for temporarily turning ON said P-channel type MIS transistor and said N-channel type MIS transistor in response to a change of said address signal.
Claim 3
Dependent Claim
29 words
A semiconductor memory device as claimed in claim 1, wherein said first means turns ON said P-channel type MIS transistor before it turns ON said N-channel type MIS transistor.
Claim 4
Dependent Claim
29 words
A semiconductor memory device as claimed in claim 1, wherein said first means turns OFF said P-channel type MIS transistor before it turns OFF said N-channel type MIS transistor.
Claim 5
Dependent Claim
26 words
A semiconductor memory device as claimed in claim 1, wherein said pair of signal lines is a pair of bit lines connected to said memory cell.
Claim 6
Dependent Claim
22 words
A semiconductor memory device as claimed in claim 1, wherein said pair of signal lines is a pair of data bus lines.
Claim 7
Dependent Claim
59 words
A semiconductor memory device as claimed in claim 1, comprising second means for outputting selection and nonselection signals for selecting said memory cell depending on said address signal, wherein said selection and nonselection signals have a common low level for a predetermined period, and said pair of signal lines are equalized at least in part during said predetermined period.
Claim 8
Dependent Claim
77 words
A semiconductor memory device as claimed in claim 6, wherein said first means provides first and second gate signals respectively to said N- and P-channel type MIS transistors for turning them ON and OFF, said second gate signal is at a high level up until after the beginning of the fall of said non-selection signal, and said first gate signal does not rise until after the fall of said selection signal and of said second gate signal.
Claim 9
Dependent Claim
83 words
A semiconductor memory device as claimed in claim 6, wherein said equalizing of said pair of signal lines by said equalizing circuit has the characteristic of having a weak equalizing effect for said pair of signal lines during an initial step, a strong equalizing effect during an intermediate step, and a weak equalizing effect at an end step, and said selection and non-selection signals overlap in part with the time during which part of the equalizing of said pair of signal lines occurs.
Claim 10
Dependent Claim
67 words
A semiconductor memory device as claimed in claim 8, wherein said characteristic of said equalizing of said pair of signal lines is due to limiting an overdrive capacity of said P-channel type MIS transistor by turning said P-channel type transistor back OFF before turning said N-channel type transistor back OFF after said temporarily turning ON of said N- and P-channel type MIS transistors by said first means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-04-06 | 1990-10-06 | 1991-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-04-06 | 1994-10-06 | 1995-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-04-06 | 1998-10-06 | 1999-04-07 | $7700.00 | Window Closed / Lapsed |