Patent US2392789A successfully refreshed from Google Patents.
Patent US4656371A successfully refreshed from Google Patents.
US4656371A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clocked comparator
Assignee: US Philips Corp
•
Filing: 1985-10-31
•
Granted: 1987-04-07
•
Expires: 2005-10-31
Abstract
Abstract A clocked comparator comprising a comparison stage (1) for comparing an analog input voltage V IN with an analog reference voltage V REF and supplying an intermediate signal V M and its complement V M , an amplifier stage ((2) for amplifying the logic states of the intermediate signal, a first latching stage (3) and a second latching stage (4) coupled to the comparison stage and to the amplifier stage respectively, for generating and storing the logic states determined by the signals from the comparison and amplifier stages. A second comparison stage (5) is coupled in parallel with the first comparison stage to compensate for hysteresis in said first comparison stage. A second amplifier stage (6) is coupled in parallel with the first amplifier stage to eliminate phase indeterminacy of the logic states of the intermediate signal. The second latching stage and the first latching stage are alternately enabled by a first clock signal C and its complement C. The first amplifier stage and the second amplifier stage are enabled alternately by a second clock signal H and its complement H. The amplifier stages operate in phase with the comparison stages and the first latching stage. Use: An analog-to-digital converter constructed by means of depletion-type gallium-arsenide field-effect transistors.
Inventors
- 👤 Michel J. M. Binet
- 👤 Thierry Ducourant
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:45
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356034; H03K3/356043; H03K3/3562
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
716 words
A clocked voltage comparator formed by means of transistors which each have a control electrode, a first main electrode and a second main electrode, which comparator comprises: a comparison stage for comparing an analog input voltage V IN with an analog reference voltage V REF and supplying the result of this comparison in the form of an intermediate signal V M and its complement V M , which stage comprises two transistors (10 and 12) connected as a first differential pair, the input voltage V IN and the reference voltage V REF being applied to the respective control electrodes of said transistors, whose first main electrodes are connected to a common terminal (19) for applying a bias current and whose second main electrodes are each coupled to a first direct voltage supply terminal V DD via a load (110, 112) and supply the intermediate signal V M and its complement V M respectively; an amplifier stage for amplifying the logic states of the intermediate signal, which stage comprises two transistors (20, 22) connected as a second differential pair, whose respective control electrodes receive said intermediate signal V M and its complement V M , whose first main electrodes receive a bias current and whose second main electrodes are each coupled to the first d.c. supply terminal via a load (114, 116) and supply the digital output signal S of the comparator and its complement S; a first latching stage and a second latching stage coupled to the comparison stage and the amplifier stage respectively, for generating and latching logic states in conformity with the output signals from the comparison stage and the amplifier stage, which first latching stage comprises two transistors (30 and 32) arranged as a third differential pair forming a bistable latch, the intermediate signal V M and its complement V M being applied to the respective control electrodes of said first latching-stage transistors, whose first main electrodes are connected to a common terminal (39) for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the comparison stage, and which second latching stage comprises two transistors (40 and 42) arranged as a fourth differential pair forming a bistable latch, the digital output signal S from the amplifier stage and its complement S being applied to the respective control electrodes of said second latching-stage transistors, whose first main electrodes are connected to a common terminal (49) for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the amplifier stage, characterized in that it also comprises: a second comparison stage adapted to provide compensation for the hysteresis of the first comparison stage, which second comparison stage comprises two transistors (52 and 50) arranged as a fifth differential pair, the input voltage and the reference voltage being applied to the respective control electrodes of said transistors, whose first main electrodes are connected to a common terminal (59) for applying a bias voltage and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the first comparison stage, a second amplifier stage adapted to eliminate the phase indeterminacy of the logic states of the intermediate signal, which second amplifier stage comprises two transistors (62 and 60) arranged as a sixth differential pair, the intermediate signal and its complement being applied to the respective control electrodes of said transistors, whose first main electrodes serve for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the first amplifier stage, in that the bias currents for the first differential pair and the fifth differential pair are such that the first comparison stage and the second comparison stage operate alternately, in that the bias currents for the second differential pair and the sixth differential pair are such that the first amplifier stage and the second amplifier stage operate alternately, in that the bias currents for the third differential pair and the fourth differential pair are such that the first latching stage and the second latching stage operate alternately, and in that the bias currents for the amplifier stages operate said amplifier stages in phase with the comparison stages and with the first latching stage.
Claim 2
Dependent Claim
716 words
A clocked voltage comparator formed by means of transistors which each have a control electrode, a first main electrode and a second main electrode, which comparator comprises: a comparison stage for comparing an analog input voltage V IN with an analog reference voltage V REF and supplying the result of this comparison in the form of an intermediate signal V M and its complement V M , which stage comprises two transistors (10 and 12) connected as a first differential pair, the input voltage V IN and the reference voltage V REF being applied to the respective control electrodes of said transistors, whose first main electrodes are connected to a common terminal (19) for applying a bias current and whose second main electrodes are each coupled to a first direct voltage supply terminal V DD via a load (110, 112) and supply the intermediate signal V M and its complement V M respectively; an amplifier stage for amplifying the logic states of the intermediate signal, which stage comprises two transistors (20, 22) connected as a second differential pair, whose respective control electrodes receive said intermediate signal V M and its complement V M , whose first main electrodes receive a bias current and whose second main electrodes are each coupled to the first d.c. supply terminal via a load (114, 116) and supply the digital output signal S of the comparator and its complement S; a first latching stage and a second latching stage coupled to the comparison stage and the amplifier stage respectively, for generating and latching logic states in conformity with the output signals from the comparison stage and the amplifier stage, which first latching stage comprises two transistors (30 and 32) arranged as a third differential pair forming a bistable latch, the intermediate signal V M and its complement V M being applied to the respective control electrodes of said first latching-stage transistors, whose first main electrodes are connected to a common terminal (39) for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the comparison stage, and which second latching stage comprises two transistors (40 and 42) arranged as a fourth differential pair forming a bistable latch, the digital output signal S from the amplifier stage and its complement S being applied to the respective control electrodes of said second latching-stage transistors, whose first main electrodes are connected to a common terminal (49) for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the amplifier stage, characterized in that it also comprises: a second comparison stage adapted to provide compensation for the hysteresis of the first comparison stage, which second comparison stage comprises two transistors (52 and 50) arranged as a fifth differential pair, the input voltage and the reference voltage being applied to the respective control electrodes of said transistors, whose first main electrodes are connected to a common terminal (59) for applying a bias voltage and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the first comparison stage, a second amplifier stage adapted to eliminate the phase indeterminacy of the logic states of the intermediate signal, which second amplifier stage comprises two transistors (62 and 60) arranged as a sixth differential pair, the intermediate signal and its complement being applied to the respective control electrodes of said transistors, whose first main electrodes serve for applying a bias current and whose second main electrodes are cross-coupled to the second main electrodes of the transistors of the first amplifier stage, in that the bias currents for the first differential pair and the fifth differential pair are such that the first comparison stage and the second comparison stage operate alternately, in that the bias currents for the second differential pair and the sixth differential pair are such that the first amplifier stage and the second amplifier stage operate alternately, in that the bias currents for the third differential pair and the fourth differential pair are such that the first latching stage and the second latching stage operate alternately, and in that the bias currents for the amplifier stages operate said amplifier stages in phase with the comparison stages and with the first latching stage.
Claim 3
Dependent Claim
388 words
A comparator as claimed in claim 1, characterized in that the bias currents to the various stages are such that: the common point (49) of the fourth differential pair is coupled to a second direct-voltage supply terminal via a current-source transistor (43) which is controlled by a first clock signal C, and in that the common terminal (39) of the third differential pair is coupled to the second direct-voltage supply terminal via a current-source transistor (33) which is controlled by the complement (C) of the first clock signal, in such a way that the first latching stage and the second latching stage are enabled alternately; the common terminal (19) of the first differential pair is coupled to the second direct-voltage supply terminal via a current-source transistor (13) which is controlled by a second clock signal H, and in that the common terminal (59) of the fifth differential pair is coupled to the second direct-voltage supply terminal via a current-source transistor (53) which is controlled by the complement H of the second clock signal in such a way that the first comparison stage and the second comparison stage are enabled alternately; the first main electrodes of the two transistors (20, 22) of the second differential pair are coupled to respective second main electrodes of two transistors (70, 72) forming a seventh differential pair, whose control electrodes receive the complement C of the first clock signal and whose first main electrodes are connected to a common terminal (79) which is coupled to the second direct-voltage supply terminal via a current-source transistor (73) which is controlled by the clock signal H; the first main electrodes of the two transistors (62, 60) of the sixth differential pair are coupled to the respective second main electrodes of two transistors (82, 80) forming an eighth differential pair, whose control electrodes receive the complement C of the first clock signal and whose first main electrodes are connected to a common terminal (89) which is coupled to the second direct-voltage supply terminal via a current-source transistor (83) which is controlled by the complement H of the second clock signal, in such a way that the first amplifier stage and the second amplifier stage are enabled alternately and in phase with the comparison stages on the one hand and the first latching stage on the other hand.
Claim 4
Dependent Claim
92 words
A comparator as claimed in claim 1, characterized in that the transistors of the comparison stages and the amplifier stages are loaded by respective load transistors each having a control electrode, a first main electrode and a second main electrode, each control electrode being connected to its first main electrode which in turn is coupled to the second main electrode of the corresponding transistors of the differential pairs of the comparison and amplifier stages, and wherein the second main electrodes of the load transistors are connected to the first direct-voltage supply terminal.
Claim 5
Dependent Claim
86 words
A comparator as claimed in claim 3, characterized in that each load also comprises a level-shifting circuit comprising a transistor having a control electrode, a first main electrode and a second main electrode, which control electrode is coupled to the control electrode of the load transistor, which second main electrode is coupled to the first direct-voltage supply terminal and which first main electrode is coupled to the output and to a current source via a series arrangement of a plurality of diodes of the level-shifting circuit.
Claim 6
Dependent Claim
46 words
A comparator as claimed in claim 4, characterized in that the current source comprises a transistor having a control electrode, a first main electrode and a second main electrode, which control electrode and first main electrode are connected to a d.c. supply terminal (V SS ).
Claim 7
Dependent Claim
23 words
A comparator as claimed in claim 1, characterized in that the transistors of the circuit are Schottky field-effect transistors of the depletion type.
Claim 8
Dependent Claim
81 words
An analog-to-digital converter, characterized in that for generating an n-bit digital output signal the analog-to-digital converter comprises 2 n parallel-connected clocked comparators as claimed in claim 1, and in that the analog input signal to be converted is applied to one input of each comparator and a different reference voltage is applied to the other input of each comparator, the outputs of the comparators being connected to an encoding device having an output at which the n-bit digital output signal appears.
Claim 9
Dependent Claim
90 words
A comparator as claimed in claim 2 wherein the transistors of the comparison stages and the amplifier stages are loaded by respective load transistors each having a control electrode, a first main electrode and a second main electrode, each control electrode being connected to its first main electrode which in turn is coupled to the second main electrode of the corresponding transistors of the differential pairs of the comparison and amplifier stages, and wherein the second main electrodes of the load transistors are connected to the first direct-voltage supply terminal.
Claim 10
Dependent Claim
86 words
A comparator as claimed in claim 8 wherein each load further comprises a level-shifting circuit comprising a transistor having a control electrode, a first main electrode and a second main electrode with each control electrode coupled to a respective control electrode of a respective load transistor, with each second main electrode coupled to the first direct voltage supply terminal and each first main electrode coupled to the output and to a current source via a series arrangement of a plurality of diodes of the level-shifting circuit.
References Cited (Backward Citations)
US4539551A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-04-06 | 1990-10-06 | 1991-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-04-06 | 1994-10-06 | 1995-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-04-06 | 1998-10-06 | 1999-04-07 | $7700.00 | Window Closed / Lapsed |