US4642879A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making self-aligned FET using GaAs substrate and spatially controlled implanted channel region
Assignee: Fujitsu Ltd
•
Filing: 1983-11-28
•
Granted: 1987-02-17
•
Expires: 2003-11-28
Abstract
Abstract High transconductance is obtained in GaAs FET's by forming a channel layer having a carrier concentration monotonously decreasing from the interface of the channel layer and a control gate toward the interface of the channel layer and the substrate it is formed in. This is established by ion implantation of the channel layer through an insulating layer, preferably an AlN layer, on a GaAs substrate. An AlN layer is preferable since it has no adverse effects on the GaAs substrate during ion implantation and the following heat treatment, allowing higher uniformity of the threshold voltages of the FET's.
Inventors
- 👤 Haruo Kawata
- 👤 Hidetoshi Nishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 00:23
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6738; H10D30/674; H10D30/675; H10D30/80; H10D30/87; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/80; H10D62/85; H10D62/854; H10D64/00; H10D64/60; H10D64/64; H10P30/202; H10P30/206; H10P30/208; H10P95/00; H10P95/90; H10P95/904; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6329; H10P14/69; H10P14/692; H10P14/6938; H10P14/6939; H10P14/69391; Y; Y10; Y10S; Y10S148/00; Y10S148/084; Y10S148/14
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
146 words
A process for fabricating an FET including a source and a drain formed in a gallium arsenide substrate having a top surface and a bottom surface, and a control gate formed on the top surface of the gallium arsenide substrate, comprising the steps of: (a) forming a first aluminum nitride layer on the top surface of the gallium arsenide substrate; (b) ion implanting through the first aluminum nitride insulating layer into an area in the gallium arsenide substrate adjacent to the top surface of the gallium arsenide substrate; (c) forming a second aluminum nitride layer on the first aluminum nitride layer; and (d) heat treating the ion-implanted gallium arsenide substrate to form a channel layer adjacent to the top surface of the gallium arsenide substrate by activating the ions employing the first and second aluminum nitride insulating layers as protective layers for said heat treating step.
Claim 2
Dependent Claim
146 words
A process for fabricating an FET including a source and a drain formed in a gallium arsenide substrate having a top surface and a bottom surface, and a control gate formed on the top surface of the gallium arsenide substrate, comprising the steps of: (a) forming a first aluminum nitride layer on the top surface of the gallium arsenide substrate; (b) ion implanting through the first aluminum nitride insulating layer into an area in the gallium arsenide substrate adjacent to the top surface of the gallium arsenide substrate; (c) forming a second aluminum nitride layer on the first aluminum nitride layer; and (d) heat treating the ion-implanted gallium arsenide substrate to form a channel layer adjacent to the top surface of the gallium arsenide substrate by activating the ions employing the first and second aluminum nitride insulating layers as protective layers for said heat treating step.
Claim 3
Dependent Claim
58 words
A process according to claim 1, wherein said steps (a)-(c) are performed such that the concentration of ions in the channel layer has a maximum value at the surface adjacent to the top surface of the gallium arsenide substrate and monotonously decreases in a direction from the top surface toward the bottom surface of the gallium arsenide substrate.
Claim 4
Dependent Claim
16 words
A process according to claim 2, wherein said step (b) comprises ion implanting with silicon ions.
Claim 5
Dependent Claim
83 words
A process according to claim 3, wherein said step (a) comprises forming the first aluminum nitride insulating layer to a thickness of 50 to 200 nm; wherein said step (b) comprises implanting the silicon ions at an energy of 20 to 100 keV and having a maximum concentration of 1×10 17 to 4×10 18 cm -3 ; and wherein sid step (d) comprises heat treating the gallium arsenide substrate at a temperature of 700° C. to 1000° C. for 1 to 300 minutes.
Claim 6
Dependent Claim
76 words
A process according to claim 4, wherein said step (a) comprises forming the first aluminum nitride insulating layer to a thickness of substantially 55 nm; wherein said step (b) comprises ion implanting the silicon ions at an energy of approximately 59 keV and a dosage of approximately 4×10 12 cm -2 ; and wherein said step (d) comprises heat treating the gallium arsenide semiconductor substrate at a temperature of approximately 850° C. for approximately 20 minutes.
Claim 7
Dependent Claim
74 words
A process according to claim 4, wherein said step (a) comprises forming the aluminum nitride insulating layer to a depth of approximately 30 nm; wherein said step (b) comprises ion implanting the silicon ions at an energy of approximately 32 keV and a dosage of approximately 6×10 12 cm -2 ; and wherein said step (d) comprises heat treating the gallium arsenide substrate at a temperature of approximately 850° C. for approximately 20 minutes.
Claim 8
Independent Claim
140 words
A method for producing an FET, comprising the steps of: (a) forming a first aluminum nitride insulating layer on a gallium arsenide substrate having a top surface and a bottom surface; (b) forming a channel layer in the top surface of the gallium arsenide substrate by ion implanting through the first aluminum nitride insulating layer and then carrying out a heat treatment, the concentration of ions in the channel layer being such that the ion concentration is at a maximum at the surface of the channel layer and monotonously decreases toward the bottom surface of the gallium arsenide substrate; (c) forming a second aluminum nitride insulating layer on the first aluminum nitride insulating layer; (d) forming a control gate over the channel layer; and (e) forming source and drain regions in the gallium arsenide substrate adjacent to the channel layer.
Claim 9
Independent Claim
140 words
A method for producing an FET, comprising the steps of: (a) forming a first aluminum nitride insulating layer on a gallium arsenide substrate having a top surface and a bottom surface; (b) forming a channel layer in the top surface of the gallium arsenide substrate by ion implanting through the first aluminum nitride insulating layer and then carrying out a heat treatment, the concentration of ions in the channel layer being such that the ion concentration is at a maximum at the surface of the channel layer and monotonously decreases toward the bottom surface of the gallium arsenide substrate; (c) forming a second aluminum nitride insulating layer on the first aluminum nitride insulating layer; (d) forming a control gate over the channel layer; and (e) forming source and drain regions in the gallium arsenide substrate adjacent to the channel layer.
Claim 10
Dependent Claim
88 words
A method according to claim 7, wherein said step (a) comprises forming the first aluminum nitride insulating layer to a thickness of 50 to 200 nm, wherein said step (b) comprises forming the channel layer by implanting silicon ions into the gallium arsenide substrate at an energy of 20 to 100 keV and having a maximum concentration of 1×10 17 to 1×10 18 cm -3 , and then heat treating the gallium arsenide substrate at a temperature of 700° C. to 1000° C. for 1 to 300 minutes.
Claim 11
Dependent Claim
75 words
A method according to claim 8, wherein said step (a) further comprises forming the aluminum nitride insulating layer to a thickness of substantially 55 nm, and wherein said step (b) further comprises forming the channel layer by ion implanting the silicon ions at an energy of substantially 59 keV and a dosage of substantially 4×10 12 cm -2 , and then heat treating the gallium arsenide substrate at substantially 850° C. for substantially 20 minutes.
References Cited (Backward Citations)
US4396437A
Cited
US4426765A
Cited
US4452646A
Cited
US4426767A
Cited
US4532695A
Cited
US4505023A
Cited
US4519127A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-02-16 | 1990-08-18 | 1991-02-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-02-16 | 1994-08-18 | 1995-02-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-02-16 | 1998-08-18 | 1999-02-17 | $7700.00 | Window Closed / Lapsed |