← Back to Patent Explorer
US4642666A Expired / Lapsed US ⏱️ 0.0 years remaining

High power MOSFET with low on-resistance and high breakdown voltage

Assignee: Infineon Technologies Americas Corp
•
Filing: 1983-03-03
•
Granted: 1987-02-10
•
Expires: 2003-03-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high power MOSFET is disclosed in which two laterally spaced sources each supply current through respective channels in one surface of a semiconductor chip which are controlled by the same gate. The channels lead from the source electrodes to a relatively low resistivity region and from there to a relatively high resistivity epitaxially formed region which is deposited on a high conductivity substrate. The drain electrode may be either on the opposite surface of the chip or laterally displaced from and on the same side as the source regions. The epitaxially deposited semiconductor material immediately adjacent and beneath the gate and in the path from the sources to the drain has a relatively high conductivity, thereby to substantially reduce the on-resistance of the device without effecting the breakdown voltage of the device. The breakdown voltage of the device is substantially increased by forming a relatively deep p-type diffusion with a large radius in the n-type epitaxial layer beneath each of the sources.

Inventors

  • 👤 Alexander Lidow
  • 👤 Thomas Herman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 06:51
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/663; H10D30/662; H10D62/00; H10D62/10; H10D62/124; H10D62/126; H10D62/127; H10D62/13; H10D62/149; H10D62/151; H10D62/17; H10D62/393; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/517; H10D64/519; H10D30/665

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 381 words
A three-terminal power metal oxide silicon field effect transistor device comprising: a wafer of semiconductor material having first and second opposing semiconductor surfaces; said wafer of semiconductor material having a relatively lightly doped major body portion for receiving junctions and being doped with impurities of one conductivity type; at least first and second spaced base regions of the opposite conductivity type to said one conductivity type formed in said wafer and extending from said first semiconductor surface to a depth beneath said first semiconductor surface; the space between said at least first and second base regions defining a common conduction region of one conductivity type at a given first semiconductor surface location; first and second source regions of said one conductivity type formed in each pair of said at least first and second base regions respectively at first and second first surface locations and extending from said first and second first surface locations to a depth less than said depth of said base regions; said first and second source regions being laterally spaced along said first semiconductor surface from the facing respective edges of said common conduction region thereby to define first and second channel regions along said first semiconductor surface between each pair of said first and second source regions, respectively and said common conduction region; source electrode means connected to said source regions and comprising a first terminal; gate insulation layer means on said first surface, disposed at least on said first and second channel regions; gate electrode means on said gate insulation layer means, overlying said first and second channel regions and comprising a second terminal; a drain conductive region remote from said common region and separated therefrom by said relatively lightly doped major body portion; a drain electrode coupled to said drain conductive region and comprising a third terminal; each of said at least first and second spaced base regions of said opposite conductivity type having respective profiles which include relatively shallow depth regions extending from said common region and underlying their said respective first and second source regions, and respective relatively deep, relatively large radius regions extending from said shallow depth regions which are laterally spaced from beneath said respective source regions on the side of said source regions which is away from said common region.
Claim 2
Dependent Claim 381 words
A three-terminal power metal oxide silicon field effect transistor device comprising: a wafer of semiconductor material having first and second opposing semiconductor surfaces; said wafer of semiconductor material having a relatively lightly doped major body portion for receiving junctions and being doped with impurities of one conductivity type; at least first and second spaced base regions of the opposite conductivity type to said one conductivity type formed in said wafer and extending from said first semiconductor surface to a depth beneath said first semiconductor surface; the space between said at least first and second base regions defining a common conduction region of one conductivity type at a given first semiconductor surface location; first and second source regions of said one conductivity type formed in each pair of said at least first and second base regions respectively at first and second first surface locations and extending from said first and second first surface locations to a depth less than said depth of said base regions; said first and second source regions being laterally spaced along said first semiconductor surface from the facing respective edges of said common conduction region thereby to define first and second channel regions along said first semiconductor surface between each pair of said first and second source regions, respectively and said common conduction region; source electrode means connected to said source regions and comprising a first terminal; gate insulation layer means on said first surface, disposed at least on said first and second channel regions; gate electrode means on said gate insulation layer means, overlying said first and second channel regions and comprising a second terminal; a drain conductive region remote from said common region and separated therefrom by said relatively lightly doped major body portion; a drain electrode coupled to said drain conductive region and comprising a third terminal; each of said at least first and second spaced base regions of said opposite conductivity type having respective profiles which include relatively shallow depth regions extending from said common region and underlying their said respective first and second source regions, and respective relatively deep, relatively large radius regions extending from said shallow depth regions which are laterally spaced from beneath said respective source regions on the side of said source regions which is away from said common region.
Claim 3
Dependent Claim 22 words
The high power metal oxide silicon field effect transistor device of claim 1 wherein said device is formed by D-MOS manufacturing techniques.
Claim 4
Dependent Claim 15 words
The device of claim 1 wherein said drain electrode is on said second semiconductor surface.
Claim 5
Dependent Claim 14 words
The device of claim 1 wherein said drain electrode is on said first surface.
Claim 6
Dependent Claim 26 words
The device of claim 4 wherein said drain conductive region contacts a second conductivity-type region which extends from said drain conductive region to said second surface.
Claim 7
Dependent Claim 14 words
The device of claim 1 wherein said gate insulation layer means is silicon dioxide.
Claim 8
Dependent Claim 22 words
The device of claim 1 wherein said one conductivity type is the n-type and wherein said opposite conductivity type is the p-type.
Claim 9
Dependent Claim 17 words
The device of claim 1 wherein said relatively deep regions have a depth of about 4 microns.
Claim 10
Dependent Claim 14 words
The device of claim 1 wherein said gate electrode means is formed of polysilicon.
Claim 11
Dependent Claim 21 words
The device of claim 1 wherein said relatively lightly doped body portion has a resistivity greater than about 2.5 ohm centimeters.

References Cited (Backward Citations)

US3461360A Cited
JPS5046081A Cited
US4001860A Cited
JPS52106688A Cited
US4072975A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-02-09 1990-08-11 1991-02-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-02-09 1994-08-11 1995-02-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-02-09 1998-08-11 1999-02-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag