US4641131A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for converting a digital input signal into an analog output signal
Assignee: US Philips Corp
•
Filing: 1986-06-20
•
Granted: 1987-02-03
•
Expires: 2006-06-20
Abstract
Abstract In a circuit arrangement for converting a digital input signal into an analog output signal, comprising a voltage divider chain which, between its ends which are supplied by at least one reference voltage, has a plurality of taps which, under the control of the digital input signal, are connectable to an output for deriving the analog output signal, a reduction in the output resistance and also an increase of the bandwidth of the analog output signal are accomplished because of the fact that any possible value of the digital input signal (B0 . . . B7) connects at least two taps (A0 . . . A257) of the voltage divider chain (W1 . . . W257) together to the output.
Inventors
- 👤 Walter H. Demmer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:27
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/06; H03M1/0617; H03M1/0634; H03M1/0656; H03M1/066; H03M1/66; H03M1/74; H03M1/80; H03M1/808
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
127 words
A circuit arrangement for converting a digital input signal into an analog output signal, comprising a voltage divider chain having ends, to which at least one reference source is connected, a plurality of taps arranged between the ends of said voltage divider chain, and means for connecting said taps, under control of said digital input signal, to an output at which said analog output signal is derived, characterized in that said connection means interconnects a predetermined number n of said taps, n being an integer greater than 1, and connects said interconnected taps to said output for each value of said digital input signal, whereby said analog output signal is the average value of the voltages at the taps connected by said connecting means to said output.
Claim 2
Dependent Claim
127 words
A circuit arrangement for converting a digital input signal into an analog output signal, comprising a voltage divider chain having ends, to which at least one reference source is connected, a plurality of taps arranged between the ends of said voltage divider chain, and means for connecting said taps, under control of said digital input signal, to an output at which said analog output signal is derived, characterized in that said connection means interconnects a predetermined number n of said taps, n being an integer greater than 1, and connects said interconnected taps to said output for each value of said digital input signal, whereby said analog output signal is the average value of the voltages at the taps connected by said connecting means to said output.
Claim 3
Dependent Claim
23 words
A circuit arrangement as claimed in claim 1, characterized in that said predetermined number of interconnected taps are immediately adjacent to each other.
Claim 4
Dependent Claim
27 words
A circuit arrangement as claimed in claim 1 or 2, characterized in that said connecting means comprises electronic switches for connecting said taps, respectively, to said output.
Claim 5
Dependent Claim
16 words
A circuit arrangement as claimed in claim 3, characterized in that the electronic switches are MOS-transistors.
Claim 6
Dependent Claim
63 words
A circuit arrangement as claimed in claim 1 or 2, characterized in that the voltage divider chain is formed by a number of elements arranged between said taps, which number is determined by the sum of the number of possible values of the digital input signal and the largest distance of the taps of the voltage divider chain connected collectively to the output.
Claim 7
Dependent Claim
25 words
A circuit arrangement as claimed in claim 1 or 2, characterized in that the voltage divider chain comprises ohmic resistor elements arranged between said taps.
Claim 8
Dependent Claim
45 words
A circuit arrangement as claimed in claim 1 or 2, characterized in that said connecting means comprises a logic selection circuit which, from the digital input signal, produces control signals for controlling the connection of the taps of the voltage divider chain to the output.
Claim 9
Dependent Claim
98 words
A circuit arrangement as claimed in claim 3, characterized in that said connecting means further comprises a logic selection circuit including a plurality of NOR-gates, corresponding to the number of possible values of said digital input signal, to which said digital input signal is applied, said NOR-gates being arranged so that only one of said NOR-gates provides an output signal for each of said possible values of said digital input signal, and means for connecting an output of each of said NOR-gates to a number m of said electronic switches, where the number m is equal to n.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-02-02 | 1990-08-04 | 1991-02-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-02-02 | 1994-08-04 | 1995-02-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-02-02 | 1998-08-04 | 1999-02-03 | $7700.00 | Window Closed / Lapsed |