US4638248A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Methods and apparatus for measuring relative gain and phase of voltage input signals versus voltage output signals
Assignee: Massachusetts Institute of Technology
•
Filing: 1985-06-10
•
Granted: 1987-01-20
•
Expires: 2005-06-10
Abstract
Abstract A system for accurately measuring frequency response (phase and gain) in either a wireless or in a wired mode of operation is described. When used in either mode, a multiplexing method is employed which allows the use of a narrow channel bandwidth, with a simultaneous improvement in overall accuracy. Cancellation of all linear and time invariant errors, including those of the analog to digital conversion process, is thus accomplished. As a result, the system error only depends on the differential nonlinearity of the channel.
Inventors
- 👤 Robert K. Schweickert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 11:17
CPC Classifications
G; G01; G01R; G01R27/00; G01R27/28
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
80 words
Apparatus for determining the relative gain and phase of two analog input electrical signals comprising: (a) multiplexing means for time-division multiplexing the two analog signals at a predetermined rate; (b) converter means for converting the multiplexed analog signals to digital signals; (c) storage means for storing said digital signals; (d) processor means for demultiplexing the stored digital signals at said predetermined rate and for reconstructing such signals into two separate digital signals corresponding to the two separate analog input signals.
Claim 2
Dependent Claim
80 words
Apparatus for determining the relative gain and phase of two analog input electrical signals comprising: (a) multiplexing means for time-division multiplexing the two analog signals at a predetermined rate; (b) converter means for converting the multiplexed analog signals to digital signals; (c) storage means for storing said digital signals; (d) processor means for demultiplexing the stored digital signals at said predetermined rate and for reconstructing such signals into two separate digital signals corresponding to the two separate analog input signals.
Claim 3
Dependent Claim
28 words
The apparatus of claim 1 wherein the spectral components of the two analog input signals are determined by calculating the Fourier Series coefficients of the stored digital signals.
Claim 4
Dependent Claim
22 words
The apparatus of claim 1 wherein the sampling rate is an integral multiple of the fundamental frequency of the analog input signals.
Claim 5
Dependent Claim
170 words
Apparatus for measuring the relative gain and phase of two analog electrical signals comprising: (a) multiplexing means for time-division multiplexing the two analog signals at a predetermined rate; (b) a frequency source for generating a frequency signal which is an even integer multiple or submultiple of the fundamental frequency of one of the analog signals, said frequency signal controlling the predetermined multiplexing rate of the multiplexing means; (c) converter means for converting the multiplexed analog signals to digital signals; (d) sampling means for controlling the rate of converting of the converter means so that an integral multiple or submultiple of the frequency of one of the analog signals is converted per cycle of both analog signals; (e) synchronizing means to enable the sampling means to commence sampling after a predetermined interval; (f) storage means for storing said digital signals; (g) processor means for demultiplexing the stored digital signals at said predetermined rate and for reconstructing such signals into two separate digital signals corresponding to the two separate analog input signals.
Claim 6
Dependent Claim
170 words
Apparatus for measuring the relative gain and phase of two analog electrical signals comprising: (a) multiplexing means for time-division multiplexing the two analog signals at a predetermined rate; (b) a frequency source for generating a frequency signal which is an even integer multiple or submultiple of the fundamental frequency of one of the analog signals, said frequency signal controlling the predetermined multiplexing rate of the multiplexing means; (c) converter means for converting the multiplexed analog signals to digital signals; (d) sampling means for controlling the rate of converting of the converter means so that an integral multiple or submultiple of the frequency of one of the analog signals is converted per cycle of both analog signals; (e) synchronizing means to enable the sampling means to commence sampling after a predetermined interval; (f) storage means for storing said digital signals; (g) processor means for demultiplexing the stored digital signals at said predetermined rate and for reconstructing such signals into two separate digital signals corresponding to the two separate analog input signals.
Claim 7
Dependent Claim
31 words
The apparatus of claim 4 including filter means for reducing the amplitude of higher order harmonics in the multiplexed analog signals prior to conversion to digital signals to prevent ambiguity errors.
Claim 8
Dependent Claim
23 words
The apparatus of claim 4 including spectral analysis means for determining the relative gain and phase of the digital signals stored in memory.
Claim 9
Dependent Claim
18 words
The apparatus of claim 6 wherein the relative gain and phase is determined at a plurality of frequencies.
Claim 10
Dependent Claim
12 words
The apparatus of claim 7 wherein the frequencies extend over four decades.
Claim 11
Dependent Claim
21 words
The apparatus of claim 4 wherein the two analog signals are the input and output signals of a device under test.
Claim 12
Dependent Claim
13 words
The apparatus of claim 9 wherein the device under test is a microdielectrometer.
References Cited (Backward Citations)
US3813672A
Cited
US3636448A
Cited
US3665304A
Cited
US3930147A
Cited
US4134072A
Cited
US4307340A
Cited
US4484291A
Cited
US4423371A
Cited
US4492917A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-01-19 | 1990-07-21 | 1991-01-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-01-19 | 1994-07-21 | 1995-01-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-01-19 | 1998-07-21 | 1999-01-20 | $7700.00 | Window Closed / Lapsed |