Patent US4636716A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4636716A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for testing units containing electrical circuits

Assignee: Siemens AG
•
Filing: 1984-04-06
•
Granted: 1987-01-13
•
Expires: 2004-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract For the purpose of testing units which contain electrical circuits, an interpretation circuit and a load circuit are connected to the output of the unit being tested by way of a line. A load circuit is provided which contains two constant current sources which are respectively variable in terms of current value and which are respectively connectible and disconnectible. The one constant current source therefore serves as a load current source and the three serves as a load current sink. A determination can be made, with the assistance of a variable control voltage, as to whether the load circuit operates as a current source or a current sink. The constant current source and the variable control voltage are connected to one another and to the line to the unit being tested by way of a diode bridge. A comparator circuit is connected to the same line and comprises an impedance and voltage level converter and two comparators. Separately variable reference voltages are supplied to the comparators. Three voltage ranges are thereby formed for the evaluation of the output signal of the unit being tested. The samping time of the evaluation is defined by sampling signals. The interpretation circuit and the load circuit are programmable within broad current and voltage ranges so that they can be employed to test units which belong to different circuit technologies.

Inventors

  • 👤 Klaus Welzhofer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 10:14
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/316

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 203 words
An arrangement for testing units which contain electrical circuits and which provide test signals having voltage levels at an output terminal, comprising: a load circuit connected to the output terminal and operable to provide a predetermined load current, said load circuit comprising switches and a pair of connectible and disconnectible constant current sources connected to said switches and responsive to the operation thereof to also alternately function as current sinks for providing a variable current for loading a unit under test; an interpretation circuit connected to the output terminal, said interpretation circuit including at least one comparator operable to compare a test signals to a variable reference signal at a predetermined time; said load circuit further comprising a diode bridge including four junctions, said constant current sources connected to first and second diagonally disposed junctions of said bridge, said bridge comprising diodes poled in the same direction between said first and second junctions, a third junction connected to receive a control voltage, and a fourth junction connected to the output terminal; and said interpretation circuit further comprising a level converter connected to the output terminal for converting the voltage level of the unit under test into a voltage signal suitable for said comparator.
Claim 2
Dependent Claim 203 words
An arrangement for testing units which contain electrical circuits and which provide test signals having voltage levels at an output terminal, comprising: a load circuit connected to the output terminal and operable to provide a predetermined load current, said load circuit comprising switches and a pair of connectible and disconnectible constant current sources connected to said switches and responsive to the operation thereof to also alternately function as current sinks for providing a variable current for loading a unit under test; an interpretation circuit connected to the output terminal, said interpretation circuit including at least one comparator operable to compare a test signals to a variable reference signal at a predetermined time; said load circuit further comprising a diode bridge including four junctions, said constant current sources connected to first and second diagonally disposed junctions of said bridge, said bridge comprising diodes poled in the same direction between said first and second junctions, a third junction connected to receive a control voltage, and a fourth junction connected to the output terminal; and said interpretation circuit further comprising a level converter connected to the output terminal for converting the voltage level of the unit under test into a voltage signal suitable for said comparator.
Claim 3
Dependent Claim 123 words
The arrangement of claim 1, and further comprising: a pair of inhibit transistor switches connected to respective constant current sources, each of said inhibit switches comprising a control input adapted to receive and on-off control voltage and a controlled section connected between an operating potential and a respective constant current source; and wherein each of said constant current sources comprises a transistor including a base, an emitter and a collector, an emitter resistor connecting said emitter to an operating potential, said collector connected to the respective junction of said diode bridge, and an operational amplifier including an output connected to said base, an inverting input connected to said emitter, and a non-inverting input connected to receive a control signal for adjusting current level.
Claim 4
Dependent Claim 27 words
The arrangement of claim 2, wherein: a variable voltage source is connected to said constant current sources to determine the current load of said constant current sources.
Claim 5
Dependent Claim 51 words
The arrangement of claim 3, wherein: said interpretation circuit comprises a pair of comparators, said level converter connects the outputs terminal to said comparators, and said comparators are connected to receive a plurality of reference voltages and determine whether the output signals are in one of a plurality of voltage ranges.
Claim 6
Dependent Claim 155 words
The arrangement of claim 4, wherein: said converter comprises first, second, third and fourth transistors, each including an emitter, a collector and a base, said second and fourth transistors being complementary to said first and third transistors, first and second series-connected resistors and third and fourth series-connected resistors. said collectors of said first and second transistors connected to respective first and second operating potentials. said emitters of said first and second transistors respectively connected to the second and first operating potentials via the respective first and second series-connected resistors and the third and fourth series-connected resistors, said bases of said first and second transistors connected together and to the output terminal to receive test signals, said collectors of said third and fourth transistors respectively connected to the second and first operating potentials, a voltage divider, and a pair of emitter resistors connected to said emitters of said third and fourth transistors to said voltage divider.
Claim 7
Dependent Claim 71 words
The arrangement of claim 5, wherein: each of said comparators of said interpretation circuit comprises an operational amplifier including an inverting input, a non-inverting input, and an output, said non-inverting input connected to said voltage divider, and said interpretation circuit comprises a pair of multiplexers each including inputs connected to receive different reference voltages, and an output connected to the inverting input of a respective operational amplifier of said interpretation circuit.
Claim 8
Dependent Claim 37 words
The arrangement of claim 1, and further comprising: a signal generator for generating test pulses connected to the output terminal, and said interpretation circuit and said load circuit are constructed in hybrid technology as a single module.

References Cited (Backward Citations)

US4523312A Cited
US4495462A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-01-12 1990-07-14 1991-01-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-01-12 1994-07-14 1995-01-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-01-12 1998-07-14 1999-01-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag