US4634986A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Log amplifier with pole-zero compensation
Assignee: United States Department of Energy
•
Filing: 1985-02-08
•
Granted: 1987-01-06
•
Expires: 2005-02-08
Abstract
Abstract A logarithmic amplifier circuit provides pole-zero compensation for improved stability and response time over 6-8 decades of input signal frequency. The amplifier circuit includes a first operational amplifier with a first feedback loop which includes a second, inverting operational amplifier in a second feedback loop. The compensated output signal is provided by the second operational amplifier with the log elements, i.e., resistors, and the compensating capacitors in each of the feedback loops having equal values so that each break point or pole is offset by a compensating break point or zero.
Inventors
- 👤 William Brookshier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 10:58
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/24
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
160 words
A log amplifier circuit responsive to an input signal current for developing an amplified output signal and characterized by poles and zeros which vary with the input signal amplitude, said log amplifier circuit comprising: a first operational amplifier having an input terminal to which the input signal current is provided and an output terminal at which a first voltage is developed; a first feedback network coupled between the input terminal of said first operational amplifier and an intermediate point and including a nonlinear log element across which a second voltage which varies with the input signal current is developed; and a second feedback network including a second inverting operational amplifier coupled between the output terminal of said first operational amplifier and said intermediate point and responsive to said first voltage for developing a compensation signal and applying said compensation signal to said first feedback network in generating a compensated feedback signal at the input terminal of said first operational amplifier.
Claim 2
Dependent Claim
160 words
A log amplifier circuit responsive to an input signal current for developing an amplified output signal and characterized by poles and zeros which vary with the input signal amplitude, said log amplifier circuit comprising: a first operational amplifier having an input terminal to which the input signal current is provided and an output terminal at which a first voltage is developed; a first feedback network coupled between the input terminal of said first operational amplifier and an intermediate point and including a nonlinear log element across which a second voltage which varies with the input signal current is developed; and a second feedback network including a second inverting operational amplifier coupled between the output terminal of said first operational amplifier and said intermediate point and responsive to said first voltage for developing a compensation signal and applying said compensation signal to said first feedback network in generating a compensated feedback signal at the input terminal of said first operational amplifier.
Claim 3
Dependent Claim
45 words
The log amplifier circuit of claim 1 wherein said nonlinear log element in said first feedback network includes a first log resistor and said second feedback network includes second and third log resistors coupled in series with one another and with said first log resistor.
Claim 4
Dependent Claim
20 words
The log amplifier circuit of claim 2 wherein said first, second and third log resistors are all of equal value.
Claim 5
Dependent Claim
67 words
The log amplifier circuit of claim 3 wherein said first feedback network further includes a first grounded capacitor coupled between the input terminal of said first operational amplifier and said first log resistor and a second capacitor coupled in parallel with said first log resistor and said second feedback network further includes third and fourth capacitors respectively coupled in parallel with said second and third log resistors.
Claim 6
Dependent Claim
27 words
The log amplifier circuit of claim 4 wherein said first and fourth capacitors are of equal value and said second and third capacitors are of equal value.
Claim 7
Dependent Claim
44 words
The log amplifier circuit of claim 5 wherein said first capacitor represents the distributed capacitance in an input line coupled to the input terminal of said first operational amplifier by means of which the input signal current is provided to said first operational amplifier.
Claim 8
Dependent Claim
25 words
The log amplifier circuit of claim 6 wherein said second and third capacitors represent the stray capacitances within said first and second feedback networks, respectively.
Claim 9
Dependent Claim
41 words
The log amplifier circuit of claim 1 wherein the input signal current is provided to the positive input terminal of said first operational amplifier and said first voltage is provided to the negative input terminal of said second inverting operational amplifier.
References Cited (Backward Citations)
US3037129A
Cited
US3237028A
Cited
US3252007A
Cited
US3392287A
Cited
US3448289A
Cited
US3584232A
Cited
US4147989A
Cited
US4341962A
Cited
US4434380A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-01-05 | 1990-07-07 | 1991-01-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-01-05 | 1994-07-07 | 1995-01-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-01-05 | 1998-07-07 | 1999-01-06 | $7700.00 | Window Closed / Lapsed |