← Back to Patent Explorer
US3237028A Expired / Lapsed US ⏱️ 0.0 years remaining

Logarithmic transfer circuit

Assignee: Individual
•
Filing: 1963-02-21
•
Granted: 1966-02-22
•
Expires: 1983-02-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 James F Gibbons

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 19:12
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/24

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 154 words
A LOGARITHMIC TRANSFER CIRCUIT OF THE CHARACTER DESCRIBED COMPRISING AN AMPLIFIER HAVING A PAIR OF INPUT AND A PAIR OF OUTPUT TERMINALS, MEANS FOR APPLYING AN INPUT SIGNAL CURRENT TO SAID TRANSFER CIRCUIT, A FEEDBACK TRANSISTOR HAVING EMITTER, BASE AND COLLECTOR TERMINALS, SAID TRANSISTOR HAVING ITS BASE TERMINAL DIRECTLY CONNECTED TO A POINT WHICH IS COMMON TO ONE OF THE INPUT AND ONE OF THE OUTPUT TERMINALS OF THE AMPLIFIER, ONE OF THE OTHER TERMINALS OF SAID TRANSISTOR BEING DIRECTLY CONNECTED TO THE OTHER INPUT TERMINAL OF THE AMPLIFIER TO SUPPLY A CURRENT OF OPPOSITE POLARITY TO THE INPUT SIGNAL CURRENT AND HAVING SUBSTANTIALLY THE SAME MAGNITUDE AS THE INPUT SIGNAL CURRENT OVER THE ENTIRE RANGE OF SIGNAL CURRENTS, AND THE OTHER TERMINAL OF THE TRANSISTOR CONNECTED TO RECEIVE A VOLTAGE WHICH IS PROPORTIONAL TO THE OUTPUT VOLTAGE OF THE AMPLIFIER WHEREBY THE OUTPUT VOLTAGE IS PROPORTIONAL TO THE LOGARITHM OF THE INPUT CURRENT.
Claim 2
Dependent Claim 154 words
A LOGARITHMIC TRANSFER CIRCUIT OF THE CHARACTER DESCRIBED COMPRISING AN AMPLIFIER HAVING A PAIR OF INPUT AND A PAIR OF OUTPUT TERMINALS, MEANS FOR APPLYING AN INPUT SIGNAL CURRENT TO SAID TRANSFER CIRCUIT, A FEEDBACK TRANSISTOR HAVING EMITTER, BASE AND COLLECTOR TERMINALS, SAID TRANSISTOR HAVING ITS BASE TERMINAL DIRECTLY CONNECTED TO A POINT WHICH IS COMMON TO ONE OF THE INPUT AND ONE OF THE OUTPUT TERMINALS OF THE AMPLIFIER, ONE OF THE OTHER TERMINALS OF SAID TRANSISTOR BEING DIRECTLY CONNECTED TO THE OTHER INPUT TERMINAL OF THE AMPLIFIER TO SUPPLY A CURRENT OF OPPOSITE POLARITY TO THE INPUT SIGNAL CURRENT AND HAVING SUBSTANTIALLY THE SAME MAGNITUDE AS THE INPUT SIGNAL CURRENT OVER THE ENTIRE RANGE OF SIGNAL CURRENTS, AND THE OTHER TERMINAL OF THE TRANSISTOR CONNECTED TO RECEIVE A VOLTAGE WHICH IS PROPORTIONAL TO THE OUTPUT VOLTAGE OF THE AMPLIFIER WHEREBY THE OUTPUT VOLTAGE IS PROPORTIONAL TO THE LOGARITHM OF THE INPUT CURRENT.

References Cited (Backward Citations)

US2877348A Cited
US2921193A Cited
US2999169A Cited
US3113219A Cited
US3108197A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-02-21 1969-08-23 1970-02-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-02-21 1973-08-23 1974-02-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-02-21 1977-08-23 1978-02-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag