Patent US4633187A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4633187A Expired / Lapsed US ⏱️ 0.0 years remaining

AM synchronous detecting circuit

Assignee: Sony Corp
•
Filing: 1985-04-26
•
Granted: 1986-12-30
•
Expires: 2005-04-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A demodulating circuit for an amplitude-modulated signal comprises an input terminal to be supplied with an input signal comprising at least a modulated carrier signal amplitude-modulated by an information signal, the modulated carrier signal having a predetermined phase; an oscillator for generating a first demodulating carrier the phase of which is displaced from that of the modulated carrier signal by 90°, and a second demodulating carrier which has the same phase as that of the modulated carrier signal; a first synchronous demodulator for demodulating the input signal with the first demodulating carrier; a second synchronous demodulator for demodulating the input signal with the second demodulating carrier; a level detector for detecting the level of a predetermined portion of the demodulated output of the first synchronous detector; a control circuit supplied with the output of the level detector for controlling the oscillator so that the phase of the second demodulating carrier is synchronous with that of the modulated carrier signal; and an output terminal connected to the second synchronous detector for receiving the demodulated information signal from the second synchronous detector. The demodulator circuitry according to the invention performs stable demodulation without using a limiter, and with the phase of the carrier signal for demodulation under its control, thus being free from dependence of the phase of carrier signals for demodulation on the level of input signals.

Inventors

  • 👤 Yoshikazu Nishimura
  • 👤 Yoshimi Yasukouchi
  • 👤 Hisao Asakura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 19:45
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/64; H04N9/66

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 188 words
A demodulating circuit for an amplitude-modulated video signal, comprising, an input terminal to be supplied with an input video signal comprising at least a modulated carrier signal amplitude-modulated by an information signal, said modulated carrier signal having a predetermined phase; oscillator means for generating a first demodulating carrier the phase of which is displaced from that of said modulated carrier signal by 90°, and a second demodulating carrier which has the same phase as that of said modulated carrier signal; a first synchronous demodulator for demodulating said input signal with said first demodulating carrier; a second synchronous demodulator for demodulating said input signal with said second demodulating carrier; a level detector for detecting the level of a predetermined portion of the demodulated output of said first synchronous demodulator; a control circuit supplied with the output of said level detector and producing a feedback signal for controlling said oscillator means so that the phase of said second demodulating carrier is synchronous with that of said modulated carrier signal; and an output terminal connected to said second synchronous demodulator for receiving the demodulated information signal from said second synchronous demodulator.
Claim 2
Dependent Claim 188 words
A demodulating circuit for an amplitude-modulated video signal, comprising, an input terminal to be supplied with an input video signal comprising at least a modulated carrier signal amplitude-modulated by an information signal, said modulated carrier signal having a predetermined phase; oscillator means for generating a first demodulating carrier the phase of which is displaced from that of said modulated carrier signal by 90°, and a second demodulating carrier which has the same phase as that of said modulated carrier signal; a first synchronous demodulator for demodulating said input signal with said first demodulating carrier; a second synchronous demodulator for demodulating said input signal with said second demodulating carrier; a level detector for detecting the level of a predetermined portion of the demodulated output of said first synchronous demodulator; a control circuit supplied with the output of said level detector and producing a feedback signal for controlling said oscillator means so that the phase of said second demodulating carrier is synchronous with that of said modulated carrier signal; and an output terminal connected to said second synchronous demodulator for receiving the demodulated information signal from said second synchronous demodulator.
Claim 3
Dependent Claim 32 words
A demodulating circuit according to claim 1, wherein said information signal comprises a luminance signal and said input signal has only said modulated carrier signal which is amplitude-modulated by said luminance signal.
Claim 4
Dependent Claim 25 words
A demodulating circuit according to claim 2, wherein said luminance signal has an identification signal obtained from the demodulated output of said first synchronous demodulator.
Claim 5
Dependent Claim 52 words
A demodulating circuit according to claim 3, wherein said oscillator means comprises; an oscillator for generating one of said first and second demodulating carriers and a phase shifter for shifting the phase of the output of said oscillator by 90 degrees and for generating another of said first and second demodulating carriers.
Claim 6
Dependent Claim 14 words
A demodulating circuit according to claim 4, whrerein said control circuit controls said oscillator.
Claim 7
Dependent Claim 54 words
A demodulating circuit according to claim 1, wherein said information signal comprises a first chrominance signal and said input signal further comprises another modulated carrier signal with a phase which is displaced from that of said modulated carrier signal by 90 degrees, said another modulated carrier signal being amplitude-modulated by a second chrominance signal.
Claim 8
Dependent Claim 54 words
A demodulating circuit according to claim 6, wherein said first chrominance signal has a first identification signal and further comprising means for demodulating said first chrominance signal and a second level which detector detects the level of said first identification signal from the demodulated output of said means for demodulating said first chrominance signal.
Claim 9
Dependent Claim 67 words
A demodulating circuit according to claim 7, said demodulating circuit further comprising: second oscillator means, means for demodulating said second chrominance signal, a third level detector for detecting the level of a predetermined portion of the demodulated output of said means for demodulating said second chrominance signal, and a second control circuit supplied with the output of said third level detector for controlling said second oscillator means.
Claim 10
Dependent Claim 41 words
A demodulating circuit according to claim 8, wherein said second chrominance signal has a second identification signal, further comprising means for detecting the level of said second identification signal from the output of said means for demodulating said second chrominance signal.
Claim 11
Dependent Claim 55 words
A demodulating circuit according to claim 9, wherein said second oscillator means comprises a second oscillator for generating one of third and fourth demodulating carriers and a second phase shifter for shifting the phase of the output of said second oscillator by 90 degrees and for generating another of said third and fourth demodulating carriers.
Claim 12
Dependent Claim 42 words
A demodulating circuit according to claim 10, wherein said control circuit controls said oscillator while said second control circuit controls said phase of the shifted output of the second oscillator to a adjust the phase of said third and fourth demodulating carriers.

References Cited (Backward Citations)

US4100499A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-12-29 1990-06-30 1990-12-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-12-29 1994-06-30 1994-12-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-12-29 1998-06-30 1998-12-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag