US4630294A — Digital sample rate reduction system

Claim 1

Independent Claim 205 words

A digital sample rate reduction apparatus for converting an input sample sequence with a given sample rate to an output sample sequence occurring at a rate that is two-thirds of the input sample rate and in which one-half of the samples are interpolated samples and the remaining half are original input samples; said sample rate reduction apparatus comprising: latching means through which said input sample sequence is clocked in response to the application of a first clock signal synchronous to and having the same rate as said input sample sequence; means including an interpolating means coupled to said latching means and driven by a second clock signal occurring at one-third of said input sample rate, for producing at the output thereof a sequence of interpolated samples occurring at one-half of said output sample rate; and means including a switching means selectively coupled to said interpolating means and said latching means; said switching means being driven by a third clock signal occurring at one-third of said input sample rate for producing at the output thereof said output sample sequence occurring at two-thirds of said input sample rate, and in which one half of the samples are interpolated samples and the balance half are unaltered input samples.

Claim 2

Dependent Claim 205 words

A digital sample rate reduction apparatus for converting an input sample sequence with a given sample rate to an output sample sequence occurring at a rate that is two-thirds of the input sample rate and in which one-half of the samples are interpolated samples and the remaining half are original input samples; said sample rate reduction apparatus comprising: latching means through which said input sample sequence is clocked in response to the application of a first clock signal synchronous to and having the same rate as said input sample sequence; means including an interpolating means coupled to said latching means and driven by a second clock signal occurring at one-third of said input sample rate, for producing at the output thereof a sequence of interpolated samples occurring at one-half of said output sample rate; and means including a switching means selectively coupled to said interpolating means and said latching means; said switching means being driven by a third clock signal occurring at one-third of said input sample rate for producing at the output thereof said output sample sequence occurring at two-thirds of said input sample rate, and in which one half of the samples are interpolated samples and the balance half are unaltered input samples.

Claim 3

Dependent Claim 104 words

The sample rate reduction apparatus as defined in claim 1 wherein said means including said switching means comprises: a switch coupled to said first latching means and said interpolating means for selectively inserting said unaltered input samples into said sequence of interpolated samples in response to said third clock signal occurring at one-half of said output sample rate; and a latch coupled to said switch and driven by a fourth clock signal occurring at two-thirds of said input sample rate for generating said output sample sequence in which one-half of the samples are transmitted unaltered and the other half of the samples are interpolated.

Claim 4

Dependent Claim 89 words

The sample rate reduction apparatus as defined in claim 1 wherein said interpolating means has a set of four inputs; wherein said latching means comprises a set of three latches connected together in series and forming a three-stage shift register delay line; said input sample sequence being clocked through said set of three latches in response to the application of said first clock signal occurring at said input sample rate to sequentially make available to said interpolating means successive sets of four input samples for computing said interpolated samples.

Claim 5

Dependent Claim 32 words

The sample rate reduction apparatus as defined in claim 3 wherein said switching means derives said unaltered input samples from the output of the second one of said set of three latches.

Claim 6

Dependent Claim 170 words

The sample rate reduction apparatus as defined in claim 2 wherein said means including said switching means further includes means for converting said first clock signal occurring at said inpt sample rate to said fourth clock signal occurring at two-thirds of said input sample rate; said clock rate converting means comprising: an exclusive OR gate having a pair of inputs; one of said inputs of said exclusive OR gate being supplied with said first clock signal; a pair of flip flops connected in series; the output of said exclusive OR gate being applied to the input of the first one of said flip flops; the output of said first flip flop being supplied to the input of the second one of said flip flops; the output of said second flip flop being fed back to the other of said inputs of said exclusive OR gate; and means for inverting said output of said first flip flop for producing said fourth clock signal occurring at two-thirds of said input sample rate.

Claim 7

Dependent Claim 182 words

The sample rate reduction apparatus as defined in claim 5 wherein said means including said interpolating means further includes means for generating said second clock signal occurring at one-half of said output sample rate; said second clock signal generating means comprising: a second exclusive OR gate having a pair of inputs; one of said inputs of said second exclusive OR gate being fed with said first clock signal occurring at said input sample rate; the other of said inputs of said second exclusive OR gate being supplied with said output of said first flip flop which is occurring at two-thirds of said input sample rate; and an AND gate having a pair of inputs; one of said inputs of said AND gate having applied to it said output of said first flip flop occurring at said two-thirds of said input sample rate; the other of said inputs of said AND gate being fed with the output of said second exclusive OR gate; said second clock signal at one-half of said output sample rate being drawn from the output of said AND gate.

Claim 8

Dependent Claim 179 words

The sample rate reduction apparatus as defined in claim 6 wherein said means including said switching means additionally includes further means for generating said third clock signal also occurring at one-half of said output sample rate; said third clock signal generating means comprising: a second AND gate having a pair of inputs; one of said inputs of said second AND gate having applied to it said output of said first flip flop occurring at two-thirds of said input sample rate; an OR gate having a pair of inputs; one of said inputs of said OR gate being fed with said second clock signal at said output of said first-mentioned AND gate; the other OR gate input being supplied with the output of said second AND gate; and a third flip flop having its input coupled to the output of said OR gate, and having its output inverted and fed back to the other input of said second AND gate; the output of said third flip flop providing said third clock signal occurring at one-half of said output sample rate.

Claim 9

Dependent Claim 175 words

A digital sample rate reduction apparatus as defined in claim 1 comprising: an input port for applying an input sample sequence occurring at a given sample rate; means for applying a clock signal synchronous to and having the same rate as said input sample sequence; means coupled to said input port and responsive to said clock signal for simultaneously providing at least two samples from said input sample sequence; means including an interpolating means responsive to said clock signal and said at least two samples for producing interpolated samples at a rate of one-third of said input sample rate, which interpolated samples approximate the signal values occurring between said at least two samples; and means including a switching means coupled to said interpolating means and said input port for selectively applying at an output thereof ones of said unaltered input samples and said interpolated samples to form an output sample sequence occurring at two-thirds of said input sample rate, and in which one-half of samples are interpolated and the balance half are unaltered input samples.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1989-12-15	1990-06-16	1990-12-16	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1993-12-15	1994-06-16	1994-12-16	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1997-12-15	1998-06-16	1998-12-16	$7700.00	Window Closed / Lapsed

Digital sample rate reduction system

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag