← Back to Patent Explorer
US4630082A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with multi-electrode construction equivalent to variable capacitance diode

Assignee: Faurecia Clarion Electronics Co Ltd
•
Filing: 1986-01-22
•
Granted: 1986-12-16
•
Expires: 2006-01-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device with a multi-electrode construction equivalent to a conventional variable capacitance diode in function is disclosed. The semiconductor device is characterized in that a capacitance read-out portion with a capacitance read-out electrode and a plurality of depletion layer control portions with control electrodes, respectively, are formed in a bulk of a semiconductor single crystal, a depletion layer within said bulk is changed in width, when a plurality of said depletion layer control portions are reverse-biassed in turn through said control electrodes, whereby a change in capacitance can be read out through said capacitance read-out electrode.

Inventors

  • 👤 Takamasa Sakai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 10:31
CPC Classifications
H; H03; H03D; H03D7/00; H03D7/12; H03J; H03J3/00; H03J3/02; H03J3/16; H03J3/18; H03J3/185; H10; H10D; H10D1/00; H10D1/60; H10D1/62; H10D1/64; H10D1/66; H10D48/00; H10D48/30; H10D48/32

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 353 words
A semiconductor device with a multielectrode construction and having a variable capacitance, said device comprising: a semiconductor single crystal bulk having a first conductivity; a first group of depletion control regions aligned along and formed in one surface of said bulk, each of said first group of control regions having a second conductivity opposite to said first conductivity, and respectively forming a first group of p-n junction regions in said bulk; an ohmic electrode formed on another surface of said bulk, opposite to said one surface of said bulk; a depletion layer within said bulk; a second group of depletion control regions aligned in the thickness direction of the bulk from said one surface, each of said second group of depletion control regions having said second conductivity and respectively forming a second group of small p-n junction regions in said bulk; a plurality of control electrodes formed on said one surface of said bulk, each of said control electrodes being operatively coupled to said first and second groups of the depletion control regions which are aligned in the thickness direction of said bulk wherein each of said electrodes receive a voltage signal from external bias means; a capacitance read-out electrode formed on said one surface of the bulk and positioned at a substantially intermediate point among said plurality of control electrodes; a capacitance read-out region formed in a portion of said bulk immediately beneath said capacitance read-out electrodes; and a plurality of depletion layers each of said depletion layers spreading from the environs of each of said first and second groups of depletion control regions wherein said depletion layers spread throughout said bulk when said voltage signal from said external bias means is applied between said control electrodes and said ohmic electrodes so that said depletion control regions are each reversed-bias whereby said depletion layers overlap and whereby a wide change of said depletion layers in the thickness direction of said bulk, which is caused by said overlapped depletion layers, is detected in said capacitance read-out region and is read-out through said capacitance read-out electrode as a change in capacitance of said device.
Claim 2
Dependent Claim 353 words
A semiconductor device with a multielectrode construction and having a variable capacitance, said device comprising: a semiconductor single crystal bulk having a first conductivity; a first group of depletion control regions aligned along and formed in one surface of said bulk, each of said first group of control regions having a second conductivity opposite to said first conductivity, and respectively forming a first group of p-n junction regions in said bulk; an ohmic electrode formed on another surface of said bulk, opposite to said one surface of said bulk; a depletion layer within said bulk; a second group of depletion control regions aligned in the thickness direction of the bulk from said one surface, each of said second group of depletion control regions having said second conductivity and respectively forming a second group of small p-n junction regions in said bulk; a plurality of control electrodes formed on said one surface of said bulk, each of said control electrodes being operatively coupled to said first and second groups of the depletion control regions which are aligned in the thickness direction of said bulk wherein each of said electrodes receive a voltage signal from external bias means; a capacitance read-out electrode formed on said one surface of the bulk and positioned at a substantially intermediate point among said plurality of control electrodes; a capacitance read-out region formed in a portion of said bulk immediately beneath said capacitance read-out electrodes; and a plurality of depletion layers each of said depletion layers spreading from the environs of each of said first and second groups of depletion control regions wherein said depletion layers spread throughout said bulk when said voltage signal from said external bias means is applied between said control electrodes and said ohmic electrodes so that said depletion control regions are each reversed-bias whereby said depletion layers overlap and whereby a wide change of said depletion layers in the thickness direction of said bulk, which is caused by said overlapped depletion layers, is detected in said capacitance read-out region and is read-out through said capacitance read-out electrode as a change in capacitance of said device.

References Cited (Backward Citations)

GB954478A Cited
US3411053A Cited
GB1133634A Cited
GB1283383A Cited
GB1332045A Cited
US3893147A Cited
US4017885A Cited
US4156249A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-12-15 1990-06-16 1990-12-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-12-15 1994-06-16 1994-12-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-12-15 1998-06-16 1998-12-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag