← Back to Patent Explorer
US4628598A Expired / Lapsed US ⏱️ 0.0 years remaining

Mechanical locking between multi-layer printed wiring board conductors and through-hole plating

Assignee: United States Department of the Air Force
•
Filing: 1984-10-02
•
Granted: 1986-12-16
•
Expires: 2004-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A plated through-hole conductor structure for a multiple layer laminate electronic printed wiring board includes mechanical locking of the plated through conductor with textured conductor surfaces together with use of etching or other processing to provide laminate internal space for the mechanical locking structure. A manufacturing sequence and plural material selections are also disclosed.

Inventors

  • 👤 Edward Taylor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:13
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/40; H05K3/42; H05K3/429; H05K2203/00; H05K2203/02; H05K2203/025; H05K2203/11; H05K2203/1184; H05K3/0011; H05K3/0017; H05K3/002; H05K3/0044; H05K3/0047; H05K3/38; H05K3/382; H05K3/383; H05K3/46; H05K3/4611; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49156; Y10T29/49165

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 153 words
The method of forming soldering temperature resistant layer interconnecting through conductors in a printed wiring board having alternating layers of conductor material that are separated by insulating material comprising the steps of: drilling holes through said alternating layer printed wiring board at through conductor locations thereof; enlarging the diameter of said holes at the insulating layer hole depths thereof until regions of exposed conductor layer opening into said holes are formed; roughening hole residing conductor surface areas in said exposed conductor layer region, said roughening including forming U-shaped cross section voids of depth and width at least one-tenth the conductor thickness on each said conductor lateral surface; and filling said holes and said enlarged diameter regions at least partially be depositing therein additional conductive material, said conductive material also physically engaging portions of said roughened conductor surface area and said voids therein in temperature cycling resistant mechanical interlocking low electrical resistance continuity therewith.
Claim 2
Independent Claim 153 words
The method of forming soldering temperature resistant layer interconnecting through conductors in a printed wiring board having alternating layers of conductor material that are separated by insulating material comprising the steps of: drilling holes through said alternating layer printed wiring board at through conductor locations thereof; enlarging the diameter of said holes at the insulating layer hole depths thereof until regions of exposed conductor layer opening into said holes are formed; roughening hole residing conductor surface areas in said exposed conductor layer region, said roughening including forming U-shaped cross section voids of depth and width at least one-tenth the conductor thickness on each said conductor lateral surface; and filling said holes and said enlarged diameter regions at least partially be depositing therein additional conductive material, said conductive material also physically engaging portions of said roughened conductor surface area and said voids therein in temperature cycling resistant mechanical interlocking low electrical resistance continuity therewith.
Claim 3
Independent Claim 199 words
A method for providing thermal cycling resistant electrical interconnection for the insulating layer segregated planar conductors in a three or more metal conductor layered printed circuit board comprising the steps of: roughening the inward facing lateral surfaces of the unassembled external conductors and both lateral surfaces of the unassembled internal layer conductors, surrounding the interconnecting points thereof, said roughening displacing metal from conductor lateral surfaces surrounding the interconnecting points in a pattern of U-shaped cross section void of depth and width at least one-tenth the conductor thickness on each conductor lateral surface; assembling the conductor and insulating layer members into an alternating layer laminate sandwich having the conductor roughened lateral surface areas in axially aligned condition; drilling holes through the axially aligned roughened lateral surface area surrounded interconnection points of the assembled conductor and insulating layer sandwich; enlarging the drilled holes in the insulating layer members to a diameter exposing predetermined of the conductor lateral surface displaced metal voids surrounding the drilled holes; and depositing through-conductor metal within the drilled holes into intimate overlapping mechanical engagement with the displaced metal voids; whereby thermal cycling resistant mechanical interlocking obtains between through conductor deposited metal and the void roughened lateral surfaces.
Claim 4
Independent Claim 199 words
A method for providing thermal cycling resistant electrical interconnection for the insulating layer segregated planar conductors in a three or more metal conductor layered printed circuit board comprising the steps of: roughening the inward facing lateral surfaces of the unassembled external conductors and both lateral surfaces of the unassembled internal layer conductors, surrounding the interconnecting points thereof, said roughening displacing metal from conductor lateral surfaces surrounding the interconnecting points in a pattern of U-shaped cross section void of depth and width at least one-tenth the conductor thickness on each conductor lateral surface; assembling the conductor and insulating layer members into an alternating layer laminate sandwich having the conductor roughened lateral surface areas in axially aligned condition; drilling holes through the axially aligned roughened lateral surface area surrounded interconnection points of the assembled conductor and insulating layer sandwich; enlarging the drilled holes in the insulating layer members to a diameter exposing predetermined of the conductor lateral surface displaced metal voids surrounding the drilled holes; and depositing through-conductor metal within the drilled holes into intimate overlapping mechanical engagement with the displaced metal voids; whereby thermal cycling resistant mechanical interlocking obtains between through conductor deposited metal and the void roughened lateral surfaces.

References Cited (Backward Citations)

US2872391A Cited
US3411204A Cited
US3264402A Cited
US3301939A Cited
US3471631A Cited
US3627902A Cited
US3660726A Cited
US3809591A Cited
US4012307A Cited
US4091125A Cited
US4354895A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-12-15 1990-06-16 1990-12-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-12-15 1994-06-16 1994-12-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-12-15 1998-06-16 1998-12-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag