← Back to Patent Explorer
US4628249A Expired / Lapsed US ⏱️ 0.0 years remaining

Power supply having a predetermined value of input impedance

Assignee: Rohm Co Ltd
•
Filing: 1984-07-13
•
Granted: 1986-12-09
•
Expires: 2004-07-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This disclosure dipicts a circuit for power supply comprising: a first constant-output-current circuit (16) for generating a constant-current-output in response to a non-inverted output current from a comparator (4) for comparing an input signal voltage with a reference voltage; and a second constant-output-current circuit (18) for flowing a superfluous current to a lower potential side in response to an inverted output current from the comparator (4), the second constant-output-current circuit (18) including a plurality of NPN type transistors.

Inventors

  • 👤 Yoshihiro Ikefuji
  • 👤 Mitsuru Koiwa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 23:26
CPC Classifications
H; H04; H04M; H04M19/00; H04M19/08

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 209 words
A circuit for power supply, comprising: a comparator circuit means for comparing an input signal voltage, in which alternating current signals are superposed on a direct current voltage, with a reference voltage and producing a non-inverted signal when said input signal has a fluctuation less than said reference voltage and an inverted signal when said input signal has a fluctuation more than said reference voltage; a first constant-output-cuurent circuit means for generating a constant-output-current in response to a non-inverted output current from said comparator circuit means; a first output-voltage-stabilizing circuit means for generating a stabilized output voltage in response to an output from said first constant-output-current circuit means; a second output-voltage-stabilizing circuit means for receiving said input signal voltage and generating said reference voltage; and a second constant-output-current circuit means including a first current mirror circuit means driven in response to an inverted output current from said comparator circuit means and a second current mirror circuit means driven by an output from said first current mirror circuit means and having NPN type transistors for flowing a superfluous current to a low potential line, said NPN type transistors each being connected at the collector thereof to a high potential line and at the emitter thereof to said low potential line.
Claim 2
Dependent Claim 209 words
A circuit for power supply, comprising: a comparator circuit means for comparing an input signal voltage, in which alternating current signals are superposed on a direct current voltage, with a reference voltage and producing a non-inverted signal when said input signal has a fluctuation less than said reference voltage and an inverted signal when said input signal has a fluctuation more than said reference voltage; a first constant-output-cuurent circuit means for generating a constant-output-current in response to a non-inverted output current from said comparator circuit means; a first output-voltage-stabilizing circuit means for generating a stabilized output voltage in response to an output from said first constant-output-current circuit means; a second output-voltage-stabilizing circuit means for receiving said input signal voltage and generating said reference voltage; and a second constant-output-current circuit means including a first current mirror circuit means driven in response to an inverted output current from said comparator circuit means and a second current mirror circuit means driven by an output from said first current mirror circuit means and having NPN type transistors for flowing a superfluous current to a low potential line, said NPN type transistors each being connected at the collector thereof to a high potential line and at the emitter thereof to said low potential line.

References Cited (Backward Citations)

US4019121A Cited
US4185236A Cited
US4330744A Cited
US4513178A Cited
US4528496A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-12-08 1990-06-09 1990-12-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-12-08 1994-06-09 1994-12-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-12-08 1998-06-09 1998-12-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag