US4627028A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory decoder circuit
Assignee: STC PLC
•
Filing: 1984-02-10
•
Granted: 1986-12-02
•
Expires: 2004-02-10
Abstract
Abstract In an NOR decoder for a static random access memory the individual transistor gates (30) are coupled to metallization tracks (31) via polysilicon contact islands (33). The gates of selected transistors are divided into two portions (20a, 20b) disposed on diametrically opposite sides of the corresponding islands (33). This arrangement allows a closer spacing of the tracks (31) than is achieved in conventional layouts.
Inventors
- 👤 Trevor K. Monk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 00:36
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/10; H; H10; H10B; H10B20/00
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
79 words
An integrated circuit including a semiconductor substrate, a plurality of field effect transistors disposed on said substrate, a plurality of parallel metallisation tracks on said substrate for interconnecting said transistors, each transistor having a gate coupled to a said track, a contact island for each transistor for coupling said gate to a said track, and the gate of at least some of said transistors including first and second portions disposed on diametrically opposite sides of the corresponding contact island.
Claim 2
Dependent Claim
79 words
An integrated circuit including a semiconductor substrate, a plurality of field effect transistors disposed on said substrate, a plurality of parallel metallisation tracks on said substrate for interconnecting said transistors, each transistor having a gate coupled to a said track, a contact island for each transistor for coupling said gate to a said track, and the gate of at least some of said transistors including first and second portions disposed on diametrically opposite sides of the corresponding contact island.
Claim 3
Dependent Claim
59 words
In a random access memory a NOR decoder circuit including a plurality of field effect transistor circuits each coupled between a circuit ground and a decoding node, each of said transistors having a gate divided into first and second portions disposed on diametrically opposite sides of a contact island whereby that transistor gate is coupled to a conductor track.
Claim 4
Dependent Claim
59 words
In a random access memory a NOR decoder circuit including a plurality of field effect transistor circuits each coupled between a circuit ground and a decoding node, each of said transistors having a gate divided into first and second portions disposed on diametrically opposite sides of a contact island whereby that transistor gate is coupled to a conductor track.
Claim 5
Dependent Claim
17 words
A decoder circuit as claimed in claim 2, wherein said memory is a static random access memory.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-12-01 | 1990-06-02 | 1990-12-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-12-01 | 1994-06-02 | 1994-12-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-12-01 | 1998-06-02 | 1998-12-02 | $7700.00 | Window Closed / Lapsed |