← Back to Patent Explorer
US4624006A Expired / Lapsed US ⏱️ 0.0 years remaining

Bidirectional shift register using parallel inverters with adjustable transconductance

Assignee: Analog Devices International ULC
•
Filing: 1985-05-10
•
Granted: 1986-11-18
•
Expires: 2005-05-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bidirectional shift register includes a plurality of serially connected cells with each cell having a first circuit portion and a second circuit portion. Each circuit portion includes at least two parallel inverters connected in opposite directions. The relative transconductance of the oppositely connected inverters in each circuit portion of a cell can be varied thereby determining the direction of data flow through the circuit portion and through the bidirectional shift register.

Inventors

  • 👤 William C. Rempfer
  • 👤 Thomas P. Redfern

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 10:41
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 79 words
A bidirectional shift register comprising a plurality of cells, first gate means for serially connecting said plurality of cells, each cell including first and second circuit portions interconnected by a second gate means, each of said circuit portions including first and second inverter means connected in parallel and in opposite directions, and means for varying the transconductance of said first and second inverter means and thereby establishing the direction of data flow through said first and second circuit portions.
Claim 2
Dependent Claim 79 words
A bidirectional shift register comprising a plurality of cells, first gate means for serially connecting said plurality of cells, each cell including first and second circuit portions interconnected by a second gate means, each of said circuit portions including first and second inverter means connected in parallel and in opposite directions, and means for varying the transconductance of said first and second inverter means and thereby establishing the direction of data flow through said first and second circuit portions.
Claim 3
Dependent Claim 153 words
A bidirectional shift register comprising a plurality of cells, first gate means for serially connecting said plurality of cells, each cell including first and second circuit portions interconnected by a second gate means, each of said circuit portions including first and second inverter means connected in parallel and in opposite directions, said first and second inverter means comprising a first inverter and a second inverter connected in parallel and in opposite directions, said first inverter having a transconductance greater than said second inverter, and a third inverter and a fourth inverter connected in parallel and in opposite directions, said third inverter having a transconductance less than said fourth inverter, said first inverter and second inverter being connectable in parallel with said third inverter and said fourth inverter and means for selectively actuating said first and second inverter means and thereby establishing the direction of data flow through said first and second circuit portions.
Claim 4
Dependent Claim 153 words
A bidirectional shift register comprising a plurality of cells, first gate means for serially connecting said plurality of cells, each cell including first and second circuit portions interconnected by a second gate means, each of said circuit portions including first and second inverter means connected in parallel and in opposite directions, said first and second inverter means comprising a first inverter and a second inverter connected in parallel and in opposite directions, said first inverter having a transconductance greater than said second inverter, and a third inverter and a fourth inverter connected in parallel and in opposite directions, said third inverter having a transconductance less than said fourth inverter, said first inverter and second inverter being connectable in parallel with said third inverter and said fourth inverter and means for selectively actuating said first and second inverter means and thereby establishing the direction of data flow through said first and second circuit portions.
Claim 5
Dependent Claim 57 words
The bidirectional shift register as defined by claim 2 and further including a shift right switch connecting said first inverter and said second inverter between said first gate means and a second gate means, and a shift left switch connecting said third inverter and said fourth inverter between said first gate means and said second gate means.
Claim 6
Dependent Claim 48 words
The bidirectional shift register as defined by claim 2 wherein said first inverter and said fourth inverter are connected in opposite directions between said first gate means and said second gate means, and further including directional switch means for selectively activating said first inverter and said fourth inverter.
Claim 7
Dependent Claim 67 words
The bidirectional shift register as defined by claim 1 wherein said first inverter means comprises a first inverter and said second inverter means comprises a second inverter, said first inverter and said second inverter being connected in parallel and in opposite directions, and means associated with each of said first inverter and said second inverter for varying the transconductance of said first inverter and said second inverter.
Claim 8
Dependent Claim 70 words
The bidirectional shift register as defined by claim 5 wherein said means associated with said first inverter comprises two pairs of parallel field effect transistors with the transistors in each pair having different channel width to channel length ratios, said two pairs of parallel field effect transistors interconnecting said first inverter to voltage potentials, the selective conduction of said parallel field effect transistors varying the transconductance of said first inverter.

References Cited (Backward Citations)

US3584308A Cited
US3769525A Cited
US4154978A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-11-17 1990-05-19 1990-11-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-11-17 1994-05-19 1994-11-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-11-17 1998-05-19 1998-11-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag