← Back to Patent Explorer
US4623922A Expired / Lapsed US ⏱️ 0.0 years remaining

System for time compression and/or expansion of electrical signals

Assignee: Robert Bosch GmbH
•
Filing: 1983-09-07
•
Granted: 1986-11-18
•
Expires: 2003-09-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for time compression and/or expansion of video signals is disclosed. Samples of the video signals are interpolated, written in a memory and read out of the memory. Clock signals used for writing into and reading from the memory include a continuous pulse sequence and a pulse sequence having the same pulse frequency except that certain pulses are suppressed in accordance with predetermined compression of expansion factors. In this manner a substantially continuous compression or expansion is obtained by using a circuit of relatively simple design.

Inventors

  • 👤 Gerhard Wischermann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 15:50
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 114 words
A system for time compression or expansion of electrical signals, particularly video signals, in which samples of the signals are interpolated and written into a memory and then read from the memory, comprising first means for producing a continuous first clock signal; second means for producing a second clock signal which has the rate of the continuous first clock signal modified in accordance with predetermined compression or expansion factors by deleting certain pulses in the first clock signal; and means for writing the interpolated samples into the memory under the control of one of said clock signals and reading out the stored samples from the memory under the control of the other clock signal.
Claim 2
Independent Claim 114 words
A system for time compression or expansion of electrical signals, particularly video signals, in which samples of the signals are interpolated and written into a memory and then read from the memory, comprising first means for producing a continuous first clock signal; second means for producing a second clock signal which has the rate of the continuous first clock signal modified in accordance with predetermined compression or expansion factors by deleting certain pulses in the first clock signal; and means for writing the interpolated samples into the memory under the control of one of said clock signals and reading out the stored samples from the memory under the control of the other clock signal.
Claim 3
Dependent Claim 124 words
A system as defined in claim 1, further comprising means for counting pulses of the first clock signal during compression or the second clock signal during expansion from the beginning of a predetermined time interval of the electrical signals; means for producing said compression or expansion factors; means for accumulating consecutive compression or expansion factors in synchronism with consecutive pulses of the second clock signal during compression or the first clock signal during expansion; means for comparing the count of the clock pulses with an integer proportion of the accumulated compression or expansion factors; wherein said second means deletes certain pulses of said first clock signal for producing the second clock signal in response to a disparity of signals being compared in said comparator.
Claim 4
Dependent Claim 68 words
A system as defined in claim 1 wherein said writing and reading means comprises a compression interpolator arranged before said memory, said compression interpolator receiving samples under the control of said first clock signal and writing into said memory samples under the control of said second clock signal, whereby said writing and reading means read from said memory compressed samples under the control of said first clock signal.
Claim 5
Dependent Claim 54 words
A system as defined in claim 1, wherein said writing and reading means comprises an expansion interpolator arranged after said memory to read samples from said memory under the control of said second clock signal, and means cooperating with said expansion interpolator to output expanded samples under the control of said first clock signal.

References Cited (Backward Citations)

US4134128A Cited
US4200890A Cited
US4302776A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-11-17 1990-05-19 1990-11-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-11-17 1994-05-19 1994-11-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-11-17 1998-05-19 1998-11-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag