Patent US4622630A successfully refreshed from Google Patents.
US4622630A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system having unique bus control protocol
Assignee: EMC Corp
•
Filing: 1983-10-28
•
Granted: 1986-11-11
•
Expires: 2003-10-28
Abstract
Abstract In a data processing system which uses a common bus for communication of address and data information among a plurality of system components, a bus timing technique uses a clock signal having a transfer time period which comprises a plurality of subperiods which requires address transfer to take place during a first selected group of subperiods and data to be transferred during a second selected group of subperiods with idle subperiods in between. A first control signal is generated by the data receiving or data supplying unit in order to inhibit access to the bus until such transfer is completed and a second control signal can be provided to lock-in bus access by such unit if desired for more than one transfer period. Appropriate priority is arranged for bus access among selected system components whether the common bus system has a single bus for use with a single port memory or a dual bus for use with a dual port memory.
Inventors
- 👤 Chandra R. Vora
- 👤 Michael L. Ziegler
- 👤 Mark Bagula
- 👤 Steve Hamilton
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 12:20
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/37; G06F13/16; G06F13/18; G06F13/378
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
225 words
A data processing system for preventing bus conflicts in the placing of data and address information on a common bus means when multiple system components attempt to place said information substantially concurrently on said common bus means, said system components including a central processing unit, one or more shared memory units, and one or more input/output units, and said common bus means providing for the transfer of said information among said system components, said system comprising means connection to all system components for generating a clock signal to provide a plurality of information transfer time periods, each transfer time period comprising a plurality of more than two subperiods for use in controlling access to said common bus means by said system components; means at each system component capable of accessing said common bus means for placing on said common bus means address information for defining a type of bus cycle operation and addresses for said bus operation during a plurality of address subperiods there being idle subperiods before and after said address subperiods; means in each said system component responsive to the placing of information on said common bus means by one of said system components for inhibiting the placement of subsequent information on said common bus means by any other said system component, the use of said idle subperiods thereby preventing said bus conflicts.
Claim 2
Dependent Claim
225 words
A data processing system for preventing bus conflicts in the placing of data and address information on a common bus means when multiple system components attempt to place said information substantially concurrently on said common bus means, said system components including a central processing unit, one or more shared memory units, and one or more input/output units, and said common bus means providing for the transfer of said information among said system components, said system comprising means connection to all system components for generating a clock signal to provide a plurality of information transfer time periods, each transfer time period comprising a plurality of more than two subperiods for use in controlling access to said common bus means by said system components; means at each system component capable of accessing said common bus means for placing on said common bus means address information for defining a type of bus cycle operation and addresses for said bus operation during a plurality of address subperiods there being idle subperiods before and after said address subperiods; means in each said system component responsive to the placing of information on said common bus means by one of said system components for inhibiting the placement of subsequent information on said common bus means by any other said system component, the use of said idle subperiods thereby preventing said bus conflicts.
Claim 3
Dependent Claim
53 words
In a data processing system of claim 1 wherein said inhibiting means includes means for generating a first control signal for inhibiting access to said common bus means by said other system components when a system component is transferring data information on said common bus means until said data information transfer is completed.
Claim 4
Dependent Claim
22 words
In a data processing system of claim 2 wherein said clock signal generating means generate a clock signal having eight subperiods 0-7.
Claim 5
Dependent Claim
47 words
In a data processing system of claim 3 wherein subperiods 1, 2 and 3 are used for address or data information transfers, subperiods 5, 6 and 7 are used for data information trasnfer, and subperiods .0. and 4 are subperiods in which said bus means is idle.
Claim 6
Dependent Claim
60 words
In a data processing system of claim 4 wherein said address information specifies the validity of an address being placed on said bus means, whether or not said address is located in said system memory unit, and whether the system component using said address information desires to retain access to said bus means for more than one transfer time period.
Claim 7
Dependent Claim
77 words
In a data processing system in accordance with claim 5 wherein said address information is contained in a 32-bit word, a first bit specifying the validity of said address, a second bit specifying whether said address is located in said system memory unit, a bus lock bit specifying said desire to retain access to said bus means, a fourth plurality of bits specifying said type of bus operation, and a fifth plurality of bits defining said address.
Claim 8
Dependent Claim
51 words
In a data processing system of claim 6 wherein said fifth plurality of bits defines a location in said system memory unit when said second bit is in a first state and defines a location other than in said system memory unit when said second bit is in its other state.
Claim 9
Dependent Claim
45 words
In a data processing system of claim 1 wherein selected system components include means for generating a first bus request signal when a said selected system component desires access to said common bus means; and means for controlling the status of said bus lock bit.
Claim 10
Dependent Claim
28 words
A system in accordance with claim 1 and further including means for determining priority of access to said common bus means by selected ones of said system components.
Claim 11
Dependent Claim
28 words
In a data processing system of claim 9 wherein said common bus means is a single common bus to which each of said system components has direct access.
Claim 12
Dependent Claim
97 words
In a data processing system of claim 9 wherein said common bus means includes a first bus to which first selected system components have direct access and a second bus to which second selected system components have direct access, and a transceiver means controllable to provide indirect access by said first selected components to said second bus and indirect access by said second selected components to said first bus, said system memory unit having first and second ports, said first bus providing communication to said first port and said second bus providing communication to said second port.
Claim 13
Dependent Claim
39 words
In a data processing system of claim 11 wherein each of said second selected components further having means for generating a second bus request signal together with said first bus request signal when requesting access to said first bus.
Claim 14
Dependent Claim
49 words
In a data processing system of claim 12 and further including means for generating a remote status signal with respect to each of said first and second buses for indicating that a bus is available for indirect access thereto by system components which do not have direct access thereto.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-11-10 | 1990-05-12 | 1990-11-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-11-10 | 1994-05-12 | 1994-11-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-11-10 | 1998-05-12 | 1998-11-11 | $7700.00 | Window Closed / Lapsed |