← Back to Patent Explorer
US4619037A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a semiconductor device

Assignee: Toshiba Corp
•
Filing: 1985-11-19
•
Granted: 1986-10-28
•
Expires: 2005-11-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device is disclosed. In the manufacturing method, an impurity diffusion layer as a first interconnection layer is formed on a semiconductor substrate. Then, an aluminum layer as a second interconnection layer is formed on the semiconductor substrate with an insulating film interposing therebetween. Another insulating layer is further formed on the aluminum layer. An anisotropic etching process is applied to the insulating layer, the second interconnection layer, and the insulating film, thereby forming a contact extending up to the first interconnection layer through these layers, and the insulating film. After the formation of the contact hole, an aluminum layer is formed on the entire surface of the insulating film including the inner surface of the contact hole. The aluminum layer formed in the contact hole electrically interconnects the first and second interconnecting layers.

Inventors

  • 👤 Shinji Taguchi
  • 👤 Homare Matsumura
  • 👤 Kenji Maeguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 08:04
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 130 words
A method for connecting first and second interconnection layers of an integrated circuit device comprising the steps of: forming said first interconnection layer of a predetermined pattern, forming a first insulation film on said first interconnection layer, forming said second interconnection layer of a predetermined pattern on said first insulation film, forming a second insulation film on said second interconnection layer, forming a photoresist layer as a mask on said second insulation film, with a contact opening, forming a contact hole of uniform diameter in one continuous step extending through said second insulation film, said second interconnection layer, and said first insulation film, removing said photoresist layer, and forming a conductive layer of a predetermined pattern extending into said contact hole and connecting said first and second interconnection layers together.
Claim 2
Independent Claim 130 words
A method for connecting first and second interconnection layers of an integrated circuit device comprising the steps of: forming said first interconnection layer of a predetermined pattern, forming a first insulation film on said first interconnection layer, forming said second interconnection layer of a predetermined pattern on said first insulation film, forming a second insulation film on said second interconnection layer, forming a photoresist layer as a mask on said second insulation film, with a contact opening, forming a contact hole of uniform diameter in one continuous step extending through said second insulation film, said second interconnection layer, and said first insulation film, removing said photoresist layer, and forming a conductive layer of a predetermined pattern extending into said contact hole and connecting said first and second interconnection layers together.
Claim 3
Dependent Claim 40 words
A method for interconnecting layers of an integrated circuit device according to claim 1, wherein said first interconnection layer is a semiconductor region formed in a semiconductor substrate and has a conductivity type opposite to that of the semiconductor substrate.
Claim 4
Dependent Claim 33 words
A method for interconnecting layers of an integrated circuit device according to claim 1, wherein said first interconnection layer is a conductive layer formed on an insulation film formed on a semiconductor substrate.

References Cited (Backward Citations)

US3323198A Cited
US3382568A Cited
US3865624A Cited
US3881971A Cited
US4265935A Cited
US4184909A Cited
JPS57194551A Cited
US4428111A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-10-27 1990-04-28 1990-10-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-10-27 1994-04-28 1994-10-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-10-27 1998-04-28 1998-10-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag