Abstract A semiconductor memory device including a random access memory cell array, a series/parallel data transfer circuit, transfer gate, an active pull-up circuit, and an active pull-down circuit. The transfer gate is inserted between bit lines of the random access memory cell array and the series/parallel data transfer circuit to carry out parallel transfer of data. Output data of the series/parallel data transfer circuit is simultaneously written in a group of memory cells of selected work lines by turning on the transfer gate and selection of a word line. When data of each output of steps of the series/parallel data transfer circuit is logic "1", the active pull-up circuit charges up a selected bit line of the random access memory cell array. When data of each output of steps of the series/parallel data transfer circuit is logic "0", the active pull-down circuit discharges a selected bit line of the random access memory cell array. One or more of the active pull-up and active pull-down circuits is arranged in the semiconductor memory device.
A semiconductor memory device comprising: a random access memory cell array including a plurality of memory cells, word lines, and bit lines, each of said memory cell being connected to one of said word lines and to one of said bit lines; series/parallel data transfer means capable of parallel transfer of data of one word line amount of said random access memory as well as series transfer of said data, said series/parallel data transfer means having a plurality of stages; transfer gate means inserted between bit lines of said random access memory cell array and said series/parallel data transfer means for carrying out parallel transfer of data, parallel output data from said stages of said series/parallel data transfer means being simultaneously written in a group of memory cells of selected word lines of said random access memory cell array by turning-on of said transfer gate means and selection of a word line; and a plurality of active pull-up circuit means, operatively connected to said bit lines and to receive said parallel data, respectively, each for charging the associated bit line of said random access memory cell array when corresponding one of said parallel output data from the associated stage of said series/parallel data transfer means is logic "1".
Claim 2
Dependent Claim
208 words
A semiconductor memory device comprising: a random access memory cell array including a plurality of memory cells, word lines, and bit lines, each of said memory cell being connected to one of said word lines and to one of said bit lines; series/parallel data transfer means capable of parallel transfer of data of one word line amount of said random access memory as well as series transfer of said data, said series/parallel data transfer means having a plurality of stages; transfer gate means inserted between bit lines of said random access memory cell array and said series/parallel data transfer means for carrying out parallel transfer of data, parallel output data from said stages of said series/parallel data transfer means being simultaneously written in a group of memory cells of selected word lines of said random access memory cell array by turning-on of said transfer gate means and selection of a word line; and a plurality of active pull-up circuit means, operatively connected to said bit lines and to receive said parallel data, respectively, each for charging the associated bit line of said random access memory cell array when corresponding one of said parallel output data from the associated stage of said series/parallel data transfer means is logic "1".
Claim 3
Dependent Claim
64 words
A semiconductor memory device of claim 1, further comprising: a plurality of active pull-down circuit means, operatively connected to said bit lines and to receive said parallel data, respectively, each for discharging the associated bit line of said random access memory cell array when corresponding one of said parallel output data from the associated stage of said series/parallel data transfer means is logic "0".