← Back to Patent Explorer
US4616339A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit with improved programmable read-only memory

Assignee: US Philips Corp
•
Filing: 1984-06-06
•
Granted: 1986-10-07
•
Expires: 2004-06-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Field effect transistors having a short channel length are desirable for carrying out logic operations at a high speed. However, they are then not capable of withstanding the comparatively high programming and erasing voltage at which an (E)EPROM has to be operated. During the programming cycle the field effect transistors are kept in the current-nonconducting state, while recording the logic information obtained by the logic operations, the "fast" transistors are nevertheless capable of withstanding the comparatively high voltage.

Inventors

  • 👤 Roger Cuppens
  • 👤 Cornelis D. Hartgring

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 16:42
CPC Classifications
G; G11; G11C; G11C17/00; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/12

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 116 words
An integrated logic memory circuit which comprises a semiconductor body and at least one memory matrix of erasable programmable memory cells, a control unit having transistors of the insulated gate field effect type (MOST's) and capable of assuming a current-conducting condition and a current-nonconducting condition and comprising programming means for supplying a programming voltage to said memory matrix, said programming voltage being higher than the breakdown voltage between the source and drain electrodes of a plurality of the field effect transistors in the current-conducting condition, but lower than said breakdown voltage in the current-nonconducting condition, and switching means for maintaining the field effect transistors in the control unit in the current-nonconducting condition while recording logic information.
Claim 2
Dependent Claim 116 words
An integrated logic memory circuit which comprises a semiconductor body and at least one memory matrix of erasable programmable memory cells, a control unit having transistors of the insulated gate field effect type (MOST's) and capable of assuming a current-conducting condition and a current-nonconducting condition and comprising programming means for supplying a programming voltage to said memory matrix, said programming voltage being higher than the breakdown voltage between the source and drain electrodes of a plurality of the field effect transistors in the current-conducting condition, but lower than said breakdown voltage in the current-nonconducting condition, and switching means for maintaining the field effect transistors in the control unit in the current-nonconducting condition while recording logic information.
Claim 3
Dependent Claim 88 words
An integrated memory circuit as claimed in claim 1, in which the control unit comprises a selection unit for performing logic operations, which selects the correct cells of the memory for supplying the programming voltage, characterized in that during the cycle in which the programming means supply the programming voltage to a selected memory cell, the switching means keeps transistors of the selection unit in the current-nonconducting condition, the selection unit further comprising means for retaining the logic information present while its transistors are in the current-nonconducting condition.
Claim 4
Dependent Claim 24 words
An integrated memory circuit as claimed in claim 1 or 2, characterized in that the memory circuit comprises complementary insulated gate field effect transistors.

References Cited (Backward Citations)

US4404659A Cited
US4511811A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-10-06 1990-04-07 1990-10-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-10-06 1994-04-07 1994-10-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-10-06 1998-04-07 1998-10-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag