Patent US1709842A successfully refreshed from Google Patents.
Patent US4393991A successfully refreshed from Google Patents.
US4615041A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Adaptively tuned clock recovery circuit
Assignee: Nortel Networks Ltd
•
Filing: 1984-07-23
•
Granted: 1986-09-30
•
Expires: 2004-07-23
Abstract
Abstract An adaptively tuned clock recovery circuit suitable for digroup terminal equipment comprises a reference pattern generator which generates two ones followed by fourteen zeros generated at the transmit clock rate. The pattern is applied to a tunable resonant circuit in the receive clock recovery circuit and the phase-difference between the free oscillations of the resonant circuit during the fourteen zeros and the transmit clock is detected. The resonant circuit frequency is automatically altered by switching capacitor in or out until the phase-difference is diminished to a predetermined value, whereupon the tuning process stops and the equipment is returned to normal operation.
Inventors
- 👤 Leslie M. Koskinen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 14:05
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H03; H03K; H03K5/00; H03K5/13; H03K5/135; H04L7/027; H04L7/04; H04L7/041
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
139 words
An adaptively tuned clock recovery circuit for recovering a clock signal from an incoming digital data stream comprising: a pattern generator for supplying a periodic reference data pattern at a local clock rate; a tunable resonant circuit having an initial resonant frequency in the vicinity of the local clock rate and excited by said reference data pattern, said tunable resonant circuit comprising an array of capacitors C 1 -C j -C n , where C.sub.(j+1) =2C j and C 1 has a predetermined value; a bistable phase discriminator for indicating that a predetermined phase-difference between said local clock rate and free oscillations of said tunable resonant circuit has been exceeded; and control means responsive to said bistable phase discriminator for varying said initial resonant frequency toward said local clock rate until said predetermined phase-difference is no longer being exceeded.
Claim 2
Dependent Claim
139 words
An adaptively tuned clock recovery circuit for recovering a clock signal from an incoming digital data stream comprising: a pattern generator for supplying a periodic reference data pattern at a local clock rate; a tunable resonant circuit having an initial resonant frequency in the vicinity of the local clock rate and excited by said reference data pattern, said tunable resonant circuit comprising an array of capacitors C 1 -C j -C n , where C.sub.(j+1) =2C j and C 1 has a predetermined value; a bistable phase discriminator for indicating that a predetermined phase-difference between said local clock rate and free oscillations of said tunable resonant circuit has been exceeded; and control means responsive to said bistable phase discriminator for varying said initial resonant frequency toward said local clock rate until said predetermined phase-difference is no longer being exceeded.
Claim 3
Dependent Claim
19 words
The circuit as defined in claim 1, said reference data pattern comprising two consecutive "ones" followed by fourteen "zeros".
Claim 4
Dependent Claim
35 words
The circuit as defined in claim 1, each capacitor in said array of capacitors switchable into said tuned circuit by a corresponding switch in an array of switches S 1 -S j -S n .
Claim 5
Dependent Claim
23 words
The circuit as defined in claim 3, each switch in said array of switches controlled by a corresponding stage in said control means.
Claim 6
Dependent Claim
69 words
The circuit as defined in claim 1, said bistable phase discriminator comprising first and second timing circuits for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 7
Dependent Claim
69 words
The circuit as defined in claim 2, said bistable phase discriminator comprising first and second timing circuits for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 8
Dependent Claim
69 words
The circuit as defined in claim 3, said bistable phase discriminator comprising first and second timing circuits for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 9
Dependent Claim
69 words
The circuit as defined in claim 4, said bistable phase discriminator comprising first and second timing circuits for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 10
Dependent Claim
75 words
The circuit as defined in claim 1, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 11
Dependent Claim
75 words
The circuit as defined in claim 2, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 12
Dependent Claim
75 words
The circuit as defined in claim 3, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 13
Dependent Claim
75 words
The circuit as defined in claim 4, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals.
Claim 14
Dependent Claim
88 words
The circuit as defined in claim 3, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals, and said reference data pattern comprising two consecutive "ones" followed by fourteen "zeros".
Claim 15
Dependent Claim
88 words
The circuit as defined in claim 4, said bistable phase discriminator comprising first and second timing circuits driven by a stable system clock for generating first and second timing signals flanking centres of "ones" in said periodic reference data pattern, and two flip-flops responsive to a clock signal recovered from the reference pattern and to said first and second timing signals for indicating occurrence of said clock signal outside said first and second timing signals, and said reference data pattern comprising two consecutive "ones" followed by fourteen "zeros".
References Cited (Backward Citations)
US2957045A
Cited
US3010073A
Cited
US3143666A
Cited
US4545061A
Cited
US3368037A
Cited
US3593167A
Cited
US3624521A
Cited
US4059812A
Cited
US4453145A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-09-29 | 1990-03-31 | 1990-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-09-29 | 1994-03-31 | 1994-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-09-29 | 1998-03-31 | 1998-09-30 | $7700.00 | Window Closed / Lapsed |