Patent US4613852A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4613852A Expired / Lapsed US ⏱️ 0.0 years remaining

Display apparatus

Assignee: Toshiba Corp
•
Filing: 1983-10-27
•
Granted: 1986-09-23
•
Expires: 2003-10-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a display apparatus comprising a plurality of memory planes, and a graphic display controller for writing data in and reading data from the memory planes, a logical operation circuit capable of performing logical operation in a plurality of different modes of operation is provided and is controlled to perform, in the mode latched in a mode registration circuit, logical operation on the data read from the memory planes. A selector selectively outputs data from one of the memory planes or data from the logical operation circuit.

Inventors

  • 👤 Kinya Maruko

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:57
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G09G5/393

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 195 words
Display apparatus comprising: a plurality of memory planes for storing data for display, graphic display control means for writing data in and reading data out from the memory planes, a data processing unit for controlling the memory planes and the graphic display control means, a system bus for connecting the data processing unit and the graphic display control means, a display bus for connecting the graphic display control means and the memory planes, mode registration means for latching a plurality of different modes of operation, said modes being designated by the data processing unit, wherein an instruction for the designation is supplied through the system bus, a logical operation circuit capable of performing a plurality of different logical operations, each mode of operation being associated with one of said plurality of different logical operations, wherein the logical operation circuit performs one of said logical operations on the data read from the memory planes in accordance with the mode latched in the mode registration means, and means for receiving data outputted from the logical operation circuit, and supplying said received data to the display bus in accordance with a control signal from said data processing unit.
Claim 2
Dependent Claim 195 words
Display apparatus comprising: a plurality of memory planes for storing data for display, graphic display control means for writing data in and reading data out from the memory planes, a data processing unit for controlling the memory planes and the graphic display control means, a system bus for connecting the data processing unit and the graphic display control means, a display bus for connecting the graphic display control means and the memory planes, mode registration means for latching a plurality of different modes of operation, said modes being designated by the data processing unit, wherein an instruction for the designation is supplied through the system bus, a logical operation circuit capable of performing a plurality of different logical operations, each mode of operation being associated with one of said plurality of different logical operations, wherein the logical operation circuit performs one of said logical operations on the data read from the memory planes in accordance with the mode latched in the mode registration means, and means for receiving data outputted from the logical operation circuit, and supplying said received data to the display bus in accordance with a control signal from said data processing unit.
Claim 3
Dependent Claim 33 words
Apparatus as set forth in claim 1, wherein the data outputted from said logical operation circuit to said display bus is supplied to and stored in at least one of the memory planes.
Claim 4
Dependent Claim 22 words
Apparatus as set forth in claim 1, wherein the memory planes comprise three memory planes for storing data of three primary colors.
Claim 5
Dependent Claim 109 words
Apparatus as set forth in claim 3, wherein the logical operation circuit comprises: a first arithmetic-logic unit receiving data read from two of the three memory planes, and performing a logical operation on the data received, and a second arithmetic-logic unit receiving data read from the remaining memory plane and data outputted from the first arithmetic-logical unit, and performing a logical operation on the data received, wherein each of the first and second arithmetic-logic units are capable of performing a plurality of operations in a plurality of different respective modes, and wherein the mode registration means latches a mode for each of the first and the second arithmetic-logic units.
Claim 6
Dependent Claim 25 words
Apparatus as set forth in claim 1, wherein said graphic display control means transfer control signals from the data processing unit to the receiving means.

References Cited (Backward Citations)

US4149184A Cited
US4183046A Cited
US4303986A Cited
US4509043A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-09-22 1990-03-24 1990-09-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-09-22 1994-03-24 1994-09-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-09-22 1998-03-24 1998-09-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag