Patent US4612561A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4612561A Expired / Lapsed US ⏱️ 0.0 years remaining

Parallel-connected gate turn-off thyristors

Assignee: Hitachi Ltd
•
Filing: 1983-06-27
•
Granted: 1986-09-16
•
Expires: 2003-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A parallel connected gate turn-off thyristor device including an additional short circuiting conductor connected between the gate terminals of the respective gate turn-off thyristors so as to bypass a part of the turn-on and turn-off gate currents of one gate turn-off thyristor to other gate turn-off thyristors to increase the turn-on and turn-off gate currents of the other gate turn-off thyristors thereby hastening the turn-on and turn-off operations of the other gate turn-off thyristors.

Inventors

  • 👤 Shin Kimura
  • 👤 Hiroshi Fukui
  • 👤 Shinji Yamada
  • 👤 Shuji Musha
  • 👤 Masayoshi Sato

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 18:24
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/08; H03; H03K; H03K17/00; H03K17/12; H03K17/125; H03K17/51; H03K17/56; H03K17/72; H10; H10W; H10W72/00; H10W72/50; H10W72/541; H10W72/547; H10W72/5473

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 151 words
A parallel connected gate turn-off thyristor device comprising: a plurality of gate turn-off thyristors connected in parallel; a common gate circuit connected between the gate and cathode terminals of said respective gate turn-off thyristors for supplying turn-on and turn-off gate currents to said respective gate turn-off thyristors; and a short circuiting means for short circuiting at least either the respective gate terminals or the respective cathode terminals of said respective gate turn-off thyristors, whereby the turn-on and turn-off gate currents supplied from said common gate circuit to one gate turn-off thyristor which has turned on or turned off earlier is transferred through said short circuiting means to other gate turn-off thyristors which are not yet turned on or turned off so that the turn-on and the turn-off gate currents to the other gate turn-off thyristors are increased and the turn-on and turn-off operations of the other gate turn-off thyristors are hastened.
Claim 2
Dependent Claim 151 words
A parallel connected gate turn-off thyristor device comprising: a plurality of gate turn-off thyristors connected in parallel; a common gate circuit connected between the gate and cathode terminals of said respective gate turn-off thyristors for supplying turn-on and turn-off gate currents to said respective gate turn-off thyristors; and a short circuiting means for short circuiting at least either the respective gate terminals or the respective cathode terminals of said respective gate turn-off thyristors, whereby the turn-on and turn-off gate currents supplied from said common gate circuit to one gate turn-off thyristor which has turned on or turned off earlier is transferred through said short circuiting means to other gate turn-off thyristors which are not yet turned on or turned off so that the turn-on and the turn-off gate currents to the other gate turn-off thyristors are increased and the turn-on and turn-off operations of the other gate turn-off thyristors are hastened.
Claim 3
Dependent Claim 53 words
A parallel connected gate turn-off thyristor device according to claim 1 wherein the connection of said short circuiting means to the respective gate terminals and the respective cathode terminals of said respective gate turn-off thyristors is made near the root portions thereof so that the inductance of said short circuiting means is minimized.
Claim 4
Dependent Claim 173 words
A parallel connected gate turn-off thyristor device comprising: a plurality of gate turn-off thyristors connected in parallel; a short circuiting conductor connected between gate terminals of said respective gate turn-off thyristors; and a common gate circuit connected between the gate and cathode terminals of said respective gate turn-off thyristors for supplying turn-on and turn-off gate currents thereto, one terminal of said common gate circuit is connected to the mid point of said short circuiting conductor, and the other terminal of said common gate circuit is connected to the cathode terminals of said respective gate turn-off thyristors, whereby the turn-on and turn-off gate currents supplied from said common gate circuit to one gate turn-off thyristor which has turned on or turned off earlier is transferred through said short circuiting conductor to other gate turn-off thyristors which are not yet turned on or turned off so that the turn-on and turn-off gate currents to the other gate turn-off thyristors are increased and the turn-on and turn-off operations of the other gate turn-off thyristors are hastened.
Claim 5
Dependent Claim 173 words
A parallel connected gate turn-off thyristor device comprising: a plurality of gate turn-off thyristors connected in parallel; a short circuiting conductor connected between gate terminals of said respective gate turn-off thyristors; and a common gate circuit connected between the gate and cathode terminals of said respective gate turn-off thyristors for supplying turn-on and turn-off gate currents thereto, one terminal of said common gate circuit is connected to the mid point of said short circuiting conductor, and the other terminal of said common gate circuit is connected to the cathode terminals of said respective gate turn-off thyristors, whereby the turn-on and turn-off gate currents supplied from said common gate circuit to one gate turn-off thyristor which has turned on or turned off earlier is transferred through said short circuiting conductor to other gate turn-off thyristors which are not yet turned on or turned off so that the turn-on and turn-off gate currents to the other gate turn-off thyristors are increased and the turn-on and turn-off operations of the other gate turn-off thyristors are hastened.

References Cited (Backward Citations)

US3633046A Cited
US3662250A Cited
US3743859A Cited
US4231054A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-09-15 1990-03-17 1990-09-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-09-15 1994-03-17 1994-09-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-09-15 1998-03-17 1998-09-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag