US4612499A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Test input demultiplexing circuit
Assignee: Texas Instruments Inc
•
Filing: 1983-11-07
•
Granted: 1986-09-16
•
Expires: 2003-11-07
Abstract
Abstract A test signal, used to initialize an integrated circuit chip for testing, is multiplexed with a data input line of the chip. The test signal circuitry is inactivated during normal operation of the chip. The test circuitry is activated only when a special input signal, which is a voltage at some midpoint between logic states, is applied to the data input.
Inventors
- 👤 Bernhard H. Andresen
- 👤 Stanley C. Keeney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 17:11
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31701
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
124 words
A circuit for demultiplexing at least two information signals, comprising: an input line; two complementary field effect devices having gates coupled to said input line, wherein each of said field effect devices has a threshold voltage less than one-half of an available power supply voltage, and wherein said field effect devices are coupled together in series to create a current path across the power supply only when both of said field effect devices are on; means coupled to said field effect devices for sensing the passage of current through the current path; and a switch coupled to said sensing means, wherein said switch has a first state when said sensing means detects current flow and a second state when no current flow is detected.
Claim 2
Dependent Claim
124 words
A circuit for demultiplexing at least two information signals, comprising: an input line; two complementary field effect devices having gates coupled to said input line, wherein each of said field effect devices has a threshold voltage less than one-half of an available power supply voltage, and wherein said field effect devices are coupled together in series to create a current path across the power supply only when both of said field effect devices are on; means coupled to said field effect devices for sensing the passage of current through the current path; and a switch coupled to said sensing means, wherein said switch has a first state when said sensing means detects current flow and a second state when no current flow is detected.
Claim 3
Dependent Claim
121 words
The circuit of claim 1, wherein said sensing means comprises: a third field effect device coupled to said complementary field effect devices, wherein current flowing through the path passes through said third field effect device, and wherein a gate input of said third field effect device is coupled to the current path between said complementary field effect device to turn said third field effect device on when current flows through the current path; and a fourth field effect device having a gate input, a first output coupled to the current path between said complementary field effect devices, and a second output coupled to said switch, wherein said fourth field effect device is on only when current flows through the current path.
Claim 4
Dependent Claim
17 words
The circuit of claim 1, further comprising timing logic means coupled to the output of said switch.
Claim 5
Dependent Claim
13 words
The circuit of claim 3, wherein said timing logic means comprises a flip-flop.
Claim 6
Dependent Claim
55 words
An electrical circuit for detecting test signals on a data line, comprising: complementary transistors having inputs coupled to the data line; means for detecting current flow through both of said complementary transistors; and switch means coupled to said detecting means for generating a test signal when current is flowing through both of said complementary transistors.
Claim 7
Dependent Claim
55 words
An electrical circuit for detecting test signals on a data line, comprising: complementary transistors having inputs coupled to the data line; means for detecting current flow through both of said complementary transistors; and switch means coupled to said detecting means for generating a test signal when current is flowing through both of said complementary transistors.
Claim 8
Dependent Claim
53 words
An electronic system having a test input multiplexed with a data input according to claim 5, further comprising: at least one active electronic device coupled to the data line, wherein said active electronic device, said complementary transistors, said detecting means and said switch means are all fabricated on a single integrated circuit chip.
References Cited (Backward Citations)
US3117238A
Cited
US4103190A
Cited
US4274014A
Cited
JPS5578263A
Cited
US4336495A
Cited
US4339710A
Cited
US4398146A
Cited
JPS56112666A
Cited
JPS57133656A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-09-15 | 1990-03-17 | 1990-09-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-09-15 | 1994-03-17 | 1994-09-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-09-15 | 1998-03-17 | 1998-09-16 | $7700.00 | Window Closed / Lapsed |