Patent US4610002A successfully refreshed from Google Patents.
US4610002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic memory circuit with improved noise-prevention circuit arrangement for word lines
Assignee: NEC Corp
•
Filing: 1983-10-28
•
Granted: 1986-09-02
•
Expires: 2003-10-28
Abstract
Abstract A memory circuit provided with improved noise-prevention circuit arrangement for word lines is disclosed. The memory circuit is structured in such a manner that each word decoder is provided for each word line group including a plurality of word lines for selecting the associated word line group, and a noise-prevention circuit of a flip flop type is provided for each of the work decoder for preventing an output of the word decoder from floating when that word decoder is not selected.
Inventors
- 👤 Shouji Kaneko
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 11:17
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/10; G11C8/08
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
243 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a group selection circuit provided for each of said word line groups, a set of connection circuits provided for each of said word line groups, each of said connection circuits being coupled between an output terminal of the associated group selection circuit and associated one of word lines in the associated word line group, means for selecting one of said connection circuits in each set, and a noise prevention circuit provided for each of said word line groups, said noise prevention circuit being coupled to the output terminal of the associated group selection circuit and maintain said output terminal at a reference potential when said associated group selection circuit is not enabled, each of said noise prevention circuits including a first field effect transistor coupled between a first node and a reference potential terminal and having a gate connected to a second node, a second field effect transistor coupled between said second node and said reference potential terminal and having a gate connected to said first node, a third field effect transistor coupled between said second node and a power voltage terminal, and means for connecting said first node to the output terminal of the associated group selection circuit.
Claim 2
Dependent Claim
243 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a group selection circuit provided for each of said word line groups, a set of connection circuits provided for each of said word line groups, each of said connection circuits being coupled between an output terminal of the associated group selection circuit and associated one of word lines in the associated word line group, means for selecting one of said connection circuits in each set, and a noise prevention circuit provided for each of said word line groups, said noise prevention circuit being coupled to the output terminal of the associated group selection circuit and maintain said output terminal at a reference potential when said associated group selection circuit is not enabled, each of said noise prevention circuits including a first field effect transistor coupled between a first node and a reference potential terminal and having a gate connected to a second node, a second field effect transistor coupled between said second node and said reference potential terminal and having a gate connected to said first node, a third field effect transistor coupled between said second node and a power voltage terminal, and means for connecting said first node to the output terminal of the associated group selection circuit.
Claim 3
Dependent Claim
209 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a group selection circuit provided for each of said word line groups, a set of connection circuits provided for each of said word line groups, each of said connection circuits being coupled between an output terminal of the associated group selection circuit and associated one of word lines in the associated word line group, means for selecting one of said connection circuits in each set, and a noise prevention circuit provided for each of said word line groups, said noise prevention circuit being coupled to the output terminal of the associated group selection circuit and maintaining said output terminal at a reference potential when said associated group selection circuit is not enabled, each of said group selection circuits including an NOR gate receiving a plurality of address input signals, a drive transistor coupled between a drive voltage terminal and the output terminal of the selection circuit itself, and means for connecting a gate of said drive transistor to an output circuit of said NOR gate.
Claim 4
Dependent Claim
209 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a group selection circuit provided for each of said word line groups, a set of connection circuits provided for each of said word line groups, each of said connection circuits being coupled between an output terminal of the associated group selection circuit and associated one of word lines in the associated word line group, means for selecting one of said connection circuits in each set, and a noise prevention circuit provided for each of said word line groups, said noise prevention circuit being coupled to the output terminal of the associated group selection circuit and maintaining said output terminal at a reference potential when said associated group selection circuit is not enabled, each of said group selection circuits including an NOR gate receiving a plurality of address input signals, a drive transistor coupled between a drive voltage terminal and the output terminal of the selection circuit itself, and means for connecting a gate of said drive transistor to an output circuit of said NOR gate.
Claim 5
Dependent Claim
223 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a plurality of group selection circuits provided for each of said word line groups and having an output terminal, a plurality of sets of connection circuits, a set of said connection circuits being provided for each of said word line groups, each of said connection circuits being coupled between the output of the associated group selection circuit and each word line in the associated word line group, means for selecting one of said connection circuits in each set thereof, and a plurality of noise prevention circuits provided for each of said group selection circuits, each of said noise prevention circuits being directly connected to the output terminal of the associated group selection circuit and providing a current path between the output terminal of said associated group selection circuit and a reference voltage when the output terminal of said associated group selection circuit is of a non-selection level and electrically separating the output terminal of said associated group selection circuit from said reference voltage source when the output terminal of said associated group selection circuit is of a selection level.
Claim 6
Dependent Claim
223 words
A memory circuit comprising a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells arrayed at the intersections of said word lines and said bit lines, a plurality of group selection circuits provided for each of said word line groups and having an output terminal, a plurality of sets of connection circuits, a set of said connection circuits being provided for each of said word line groups, each of said connection circuits being coupled between the output of the associated group selection circuit and each word line in the associated word line group, means for selecting one of said connection circuits in each set thereof, and a plurality of noise prevention circuits provided for each of said group selection circuits, each of said noise prevention circuits being directly connected to the output terminal of the associated group selection circuit and providing a current path between the output terminal of said associated group selection circuit and a reference voltage when the output terminal of said associated group selection circuit is of a non-selection level and electrically separating the output terminal of said associated group selection circuit from said reference voltage source when the output terminal of said associated group selection circuit is of a selection level.
Claim 7
Dependent Claim
45 words
The memory circuit according to claim 2, in which each of said set of connection circuits includes a transfer field effect transistor coupled between the output terminal of the associated group selection circuit and associated one of word lines in the associated word line group.
Claim 8
Dependent Claim
213 words
A memory circuit comprising a plurality of word lines arranged in parallel, said plurality of word lines being divided into a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells, a plurality of group selection circuits each provided for each of said word line groups, a plurality of selection circuits, each of said selection circuits being coupled to associated one of said group selection circuits and associated one of said word line groups, each of said selection circuit selecting one of word lines of the associated word line group when an output of the associated group selection circuit is selected, and a plurality of flip flop circuits, each of said flip flop circuits being connected to the output of the associated group selection circuit, each of said flip flop circuits including a first field effect transistor coupled between a first node and a reference voltage terminal and having a gate connected to a second node, a second field effect transistor coupled between said second node and said reference voltage terminal and having a gate connected to said first node, and means for connecting said first node to the output of the associated group selection signal.
Claim 9
Dependent Claim
213 words
A memory circuit comprising a plurality of word lines arranged in parallel, said plurality of word lines being divided into a plurality of word line groups each including a plurality of word lines, a plurality of bit lines intersecting with said word lines, a plurality of memory cells, a plurality of group selection circuits each provided for each of said word line groups, a plurality of selection circuits, each of said selection circuits being coupled to associated one of said group selection circuits and associated one of said word line groups, each of said selection circuit selecting one of word lines of the associated word line group when an output of the associated group selection circuit is selected, and a plurality of flip flop circuits, each of said flip flop circuits being connected to the output of the associated group selection circuit, each of said flip flop circuits including a first field effect transistor coupled between a first node and a reference voltage terminal and having a gate connected to a second node, a second field effect transistor coupled between said second node and said reference voltage terminal and having a gate connected to said first node, and means for connecting said first node to the output of the associated group selection signal.
Claim 10
Dependent Claim
78 words
The memory circuit according to claim 5, in which each of selection circuits includes a plurality of control terminal of the same number as that of the word lines of said word line group, and a plurality of selection field effect transistors each having a gate coupled to associated one of said control terminals and coupled between the output of the associated group selection circuit and associated one of the word lines of the associated word line group.
Claim 11
Dependent Claim
36 words
The memory circuit according to claim 5, in which said memory cells are arranged in such a manner that every two memory cells connected to adjacent two word lines are connected to the same bit line.
Claim 12
Dependent Claim
58 words
The memory circuit according to claim 5, in which each of said group selection circuit includes a decoder circuit receiving a plurality of address input signals and a drive transistor coupled between a word line drive voltage terminal and the output terminal of the selection circuit itself and having a gate coupled to an output of said decoder.
Claim 13
Dependent Claim
96 words
The memory circuit according to claim 3, in which each of said nose prevention circuits includes a first field effect transistor coupled between a first node and a reference potential terminal and having a gate connected to a second node, a second field effect transistor coupled between said second node and said reference potential terminal and having a gate connected to said first node, a third field effect transistor coupled between said second node and a power voltage terminal, and means for connecting said first node to the output terminal of the associated group selection circuit.
Claim 14
Dependent Claim
62 words
The memory circuit according to claim 3, in which each of said group selection circuits includes an NOR gate receiving a plurality of address input signals, a drive transistor coupled between a drive voltage terminal and the output terminal of the selection circuit itself, and means for connecting a gate of said drive transistor to an output circuit of said NOR gate.
Claim 15
Dependent Claim
45 words
The memory circuit according to claim 3, in which each of said set of connection circuits includes a transfer field effect transistor coupled between the output terminal of the associated group selection circuit and associated one of word lines in the associated word line group.
References Cited (Backward Citations)
US4409678A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-09-01 | 1990-03-03 | 1990-09-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-09-01 | 1994-03-03 | 1994-09-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-09-01 | 1998-03-03 | 1998-09-02 | $7700.00 | Window Closed / Lapsed |