Patent US4605945A successfully refreshed from Google Patents.
US4605945A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Hitachi Ltd
•
Filing: 1984-05-11
•
Granted: 1986-08-12
•
Expires: 2004-05-11
Abstract
Abstract In a semiconductor device having at least a first semiconductor layer and a second semiconductor layer which are arranged so as to form a heterojunction, an edge of a conduction band of the first semiconductor layer being positioned lower in energy than an edge of a conduction band of the second semiconductor layer in the vicinity of the heterojunction, at least one pair of electrodes which are electronically connected with the first semiconductor layer, and means to control carriers induced in the vicinity of the heterojunction; a semiconductor device characterized in that a low impurity concentration region is comprised in at least the part of the first semiconductor layer between the pair of electrodes, that a region adjoining each of the pair of electrodes is a high impurity concentration region, and that at least one layer containing an impurity which has a conductivity type identical or opposite to that of an impurity contained in the aforementioned regions is comprised in the first semiconductor layer.
Inventors
- 👤 Yoshifumi Katayama
- 👤 Yasuhiro Shiraki
- 👤 Ken Yamaguchi
- 👤 Yoshimasa Murayama
- 👤 Yasushi Sawada
- 👤 Toshiyuki Usagawa
- 👤 Eiichi Maruyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:09
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/01; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D84/0123; H10D84/0126; H10D84/0158
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
222 words
A semiconductor device having at least a first semiconductor layer and a second semiconductor layer which are in contact with each other so as to form a heterojunction therebetween, and in which the edge of the conduction band of the first semiconductor layer is lower in energy than the edge of the conduction band of the second semiconductor layer in the vicinity of the heterojunction, said device further comprising at least one pair of electrodes which are electrically connected with the first semiconductor layer, source and drain regions formed in the first and second semiconductor layers and respectively electrically connected to the at least one pair of electrodes, and means to control carriers generated in the vicinity of said heterojunction; wherein said second semiconductor layer includes a low impurity concentration region of a concentration of at most 10 15 cm -3 formed between said source and drain regions except regions immediately adjacent the source and drain regions, and high impurity concentration regions immediately adjacent the source and drain regions in the region between the source and drain regions, and wherein the first semiconductor layer includes at least one region containing an impurity which has a conductivity type identical or opposite to that of the impurity contained in the source and drain regions, said at least one region being spaced from said heterojunction.
Claim 2
Dependent Claim
222 words
A semiconductor device having at least a first semiconductor layer and a second semiconductor layer which are in contact with each other so as to form a heterojunction therebetween, and in which the edge of the conduction band of the first semiconductor layer is lower in energy than the edge of the conduction band of the second semiconductor layer in the vicinity of the heterojunction, said device further comprising at least one pair of electrodes which are electrically connected with the first semiconductor layer, source and drain regions formed in the first and second semiconductor layers and respectively electrically connected to the at least one pair of electrodes, and means to control carriers generated in the vicinity of said heterojunction; wherein said second semiconductor layer includes a low impurity concentration region of a concentration of at most 10 15 cm -3 formed between said source and drain regions except regions immediately adjacent the source and drain regions, and high impurity concentration regions immediately adjacent the source and drain regions in the region between the source and drain regions, and wherein the first semiconductor layer includes at least one region containing an impurity which has a conductivity type identical or opposite to that of the impurity contained in the source and drain regions, said at least one region being spaced from said heterojunction.
Claim 3
Dependent Claim
33 words
A semiconductor device as defined in claim 1, wherein the impurity concentrations of the high impurity concentration regions immediately adjacent the source and drain regions are at least 10 16 cm -3 .
Claim 4
Dependent Claim
27 words
A semiconductor device as defined in claim 1 or claim 2, wherein a plurality of the regions containing an impurity are formed in said first semiconductor layer.
Claim 5
Dependent Claim
49 words
A semiconductor device as defined in claim 1 or 2, wherein a product between an impurity concentration in said impurity region formed in said first semiconductor layer and a thickness of the impurity-doped region is at least 5×10 11 cm -2 and at most 1×10 13 cm -2 .
Claim 6
Dependent Claim
29 words
A semiconductor device as defined in claim 1 or 2, wherein a thickness of said impurity region formed in said first semiconductor layer is 10 Å to 500 Å.
Claim 7
Dependent Claim
40 words
A semiconductor device as defined in claim 1, wherein said means to control carriers is a gate electrode located on the second semiconductor layer, said gate electrode being located over said low impurity concentration region of said second semiconductor layer.
Claim 8
Dependent Claim
26 words
A semiconductor as defined in claim 1, wherein said means to control carriers is located over said low impurity concentration region of said second semiconductor layer.
Claim 9
Dependent Claim
35 words
A semiconductor device as defined in claim 1, wherein the at least one region included in the first semiconductor layer contains an impurity of conductivity type opposite to that of the source and drain regions.
Claim 10
Dependent Claim
28 words
A semiconductor device as defined in claim 5, wherein the impurity region is formed in the first semiconductor layer at a location spaced 50-1000 Å from the heterojunction.
Claim 11
Dependent Claim
28 words
A semiconductor device as defined in claim 1, wherein the impurity region is formed in the first semiconductor layer at a location spaced 50-1000 Å from the heterojunction.
Claim 12
Dependent Claim
24 words
A semiconductor device as defined in claim 10, wherein the impurity region formed in the first semiconductor layer has a thickness of 10-200 Å.
Claim 13
Dependent Claim
54 words
A semiconductor device as defined in claim 1, further comprising an impurity region formed in said second semiconductor layer, and wherein said means to control carriers is located on the impurity region formed in the second semiconductor layer, and the source and drain regions are located at respective opposing sides of said impurity region.
Claim 14
Dependent Claim
30 words
A semiconductor device as defined in claim 12, wherein the impurity concentration of the impurity region formed in the second semiconductor layer is 10 13 -10 14 cm -3 .
Claim 15
Dependent Claim
22 words
A semiconductor device as defined in claim 12, wherein the impurity region formed in the second semiconductor layer is an ion-implanted region.
Claim 16
Dependent Claim
37 words
A semiconductor device as defined in claim 12, wherein the impurity used to form the impurity region formed in the second semiconductor layer is selected from the group consisting of Ge, Si, Sn, Te, Se and S.
Claim 17
Dependent Claim
105 words
A semiconductor device as defined in claim 1, further comprising: an impurity region formed in said second semiconductor layer; a further means to control carriers generated in the vicinity of the heterojunction, said further means being located over said impurity region formed in said second semiconductor layer; further source and drain regions formed in the first and second semiconductor layers, said further source and drain regions being located at the sides of the impurity region formed in said second semiconductor layer; and at least one pair of further electrodes electrically connected to the further source and drain regions, whereby an integrated circuit device is provided.
Claim 18
Dependent Claim
51 words
A semiconductor device as defined in claim 16, wherein one electrode of the at least one pair of electrodes and the at least one pair of further electrodes is a common electrode, and one region of the source and drain regions and further source and drain regions is a common region.
Claim 19
Dependent Claim
68 words
A semiconductor device as defined in claim 16, wherein the second semiconductor region includes high impurity concentration regions immediately adjacent the further source and drain regions, in the region between the further source and drain regions, and a low impurity concentration region of a concentration of at most 10 15 cm -3 between said further source and drain regions with the exception of said high impurity concentration regions.
Claim 20
Dependent Claim
26 words
A semiconductor device as defined in claim 1, wherein the first semiconductor layer is a GaAs layer, and the second semiconductor layer is an AlGaAs layer.
Claim 21
Dependent Claim
215 words
A semiconductor device having at least a first semiconductor layer and a second semiconductor layer which are in contact with each other so as to form a heterojunction therebetween, and in which the edge of the conduction band of the first semiconductor layer is lower in energy than the edge of the conduction band of the second semiconductor layer in the vicinity of the heterojunction, said device further comprising at least one pair of electrodes which are electrically connected with the first semiconductor layer, source and drain regions formed in the first and second semiconductor layers and respectively electrically connected to the at least one pair of electrodes, and means to control carriers generated in the vicinity of said heterojunction; wherein said second semiconductor layer includes a low impurity concentration region of a concentration of at most 10 15 cm -3 formed between said source and drain regions except regions immediately adjacent the source and drain regions, and high impurity concentration regions immediately adjacent the source and drain regions in the region between the source and drain regions, and wherein the first semiconductor layer includes a sublayer of a semiconductor material whose band gap differs from that of the material of the remainder of the first semiconductor layer, said sublayer being spaced from the heterojunction.
Claim 22
Dependent Claim
215 words
A semiconductor device having at least a first semiconductor layer and a second semiconductor layer which are in contact with each other so as to form a heterojunction therebetween, and in which the edge of the conduction band of the first semiconductor layer is lower in energy than the edge of the conduction band of the second semiconductor layer in the vicinity of the heterojunction, said device further comprising at least one pair of electrodes which are electrically connected with the first semiconductor layer, source and drain regions formed in the first and second semiconductor layers and respectively electrically connected to the at least one pair of electrodes, and means to control carriers generated in the vicinity of said heterojunction; wherein said second semiconductor layer includes a low impurity concentration region of a concentration of at most 10 15 cm -3 formed between said source and drain regions except regions immediately adjacent the source and drain regions, and high impurity concentration regions immediately adjacent the source and drain regions in the region between the source and drain regions, and wherein the first semiconductor layer includes a sublayer of a semiconductor material whose band gap differs from that of the material of the remainder of the first semiconductor layer, said sublayer being spaced from the heterojunction.
Claim 23
Dependent Claim
34 words
A semiconductor device as defined in claim 20, wherein the band gap of said sublayer differs by at least 0.03 eV from that of the material of the remainder of the first semiconductor layer.
Claim 24
Dependent Claim
32 words
A semiconductor device as defined in claim 20, wherein the band gap of said sublayer differs by 0.05-0.4 eV from that of the material of the remainder of the first semiconductor layer.
References Cited (Backward Citations)
US4424525A
Cited
JPS58143573A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-11 | 1990-02-10 | 1990-08-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-11 | 1994-02-10 | 1994-08-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-11 | 1998-02-10 | 1998-08-12 | $7700.00 | Window Closed / Lapsed |