Bus master capable of relinquishing bus on request and retrying bus cycle

Claim 1

In a bus master comprising: bus exception control logic coupled to a communication bus, for receiving externally generated bus exception condition signals, and providing a no-exception signal in response to receiving a first predetermined one of the bus exception condition signals and a bus relinquish and retry signal in response to receiving a second predetermined one of the bus exception condition signals; bus arbitration logic coupled to the communication bus, for arbitrating for control of the bus in response to a bus request signal, providing a bus available signal upon being granted control of the bus, and releasing the control of the bus only in response to a bus release signal; and bus control logic coupled to the bus exception control logic and to the bus arbitration logic, for providing the bus request signal in response to an operation request signal, utilizing the bus to perform a selected sequence of predetermined, indivisible operations in response to the bus available signal, and thereafter providing the bus release signal upon receiving the no-exception signal from the bus exception control logic; the improvement comprising means in the bus control logic for receiving the relinquish and retry signal, and, in response thereto, halting immediately the performance of the particular operation then being performed and then providing the bus release signal to the bus arbitration logic, said means thereafter providing the bus request signal to the bus arbitration logic in response to the termination of the bus relinquish and retry signal and then resuming the performance of the sequence of operations at the beginning of the particular operation which was halted when the bus arbitration logic again provides the bus available signal.