Patent US4598236A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4598236A Expired / Lapsed US ⏱️ 0.0 years remaining

Background raster generator

Assignee: Boeing North American Inc
•
Filing: 1983-12-22
•
Granted: 1986-07-01
•
Expires: 2003-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A raster generator circuit is disclosed for a cathode ray tube display having a fixed efficiency at any desired raster scan rate. eliminating external clock dependency for synchronization ahd having a fixed efficiency. The circuit generates a raster signal having a self-adjusting line density corresponding to the time allowed for rastering a complete screen.

Inventors

  • 👤 Mark N. Hepworth

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 20:17
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/16

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 90 words
In a cathode ray tube display control apparatus, a raster generator circuit comprising: a. means for deflection control in the X and Y axes of said display, respectively; b. means coupled to said means for deflection control for generating a variable width retrace pulse in the X axis; c. means coupled to said means for deflection control, for interlace control thereby allowing double line density; and d. means for independently generating a fully rastered screen in response to a singular start-raster pulse, and coupled to said means for deflection control.
Claim 2
Dependent Claim 90 words
In a cathode ray tube display control apparatus, a raster generator circuit comprising: a. means for deflection control in the X and Y axes of said display, respectively; b. means coupled to said means for deflection control for generating a variable width retrace pulse in the X axis; c. means coupled to said means for deflection control, for interlace control thereby allowing double line density; and d. means for independently generating a fully rastered screen in response to a singular start-raster pulse, and coupled to said means for deflection control.
Claim 3
Dependent Claim 52 words
A circuit as in claim 1 wherein said means for independently generating a fully rastered screen comprises in combination a first reset switch in cooperation with said means for deflection control in the X axis, and a second reset switch in cooperation with said means for deflection control in the Y axis.
Claim 4
Dependent Claim 44 words
A circuit as in claim 2 wherein said means for deflection control in the X and Y axes comprises two adjustable rate integrators utilizing operational amplifiers, operational at separate frequencies, to provide X and Y deflection outputs for said cathode ray tube display, respectively.
Claim 5
Dependent Claim 98 words
A raster generator circuit for a cathode ray tube display comprising: a. a first adjustable rate integrator means for deflection control in the X axis of said cathode ray tube display; b. a second adjustable rate integrator means for deflection control in the Y axis of said display; c. logic control means coupled intermediate said first integrator means and said second integrator means for maintaining cooperation therebetween responsive to a singular start-raster pulse to generate a fully rastered screen; and d. means coupled to said logic control means for interlace control thereby allowing double-line density on said display.
Claim 6
Dependent Claim 98 words
A raster generator circuit for a cathode ray tube display comprising: a. a first adjustable rate integrator means for deflection control in the X axis of said cathode ray tube display; b. a second adjustable rate integrator means for deflection control in the Y axis of said display; c. logic control means coupled intermediate said first integrator means and said second integrator means for maintaining cooperation therebetween responsive to a singular start-raster pulse to generate a fully rastered screen; and d. means coupled to said logic control means for interlace control thereby allowing double-line density on said display.
Claim 7
Dependent Claim 29 words
A circuit as in claim 4 further comprising means coupled to said logic control means for generating a variable width retrace pulse in the X axis of said display.

References Cited (Backward Citations)

US4490653A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-06-30 1989-12-30 1990-07-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-06-30 1993-12-30 1994-07-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-06-30 1997-12-30 1998-07-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag