Patent EP0590267A2 successfully refreshed from Google Patents.
US4594501A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulse width modulation of printhead voltage
Assignee: Texas Instruments Inc
•
Filing: 1980-10-09
•
Granted: 1986-06-10
•
Expires: 2000-10-09
Abstract
Abstract An electronic thermal printer has a thermal printhead to which is applied a train of pulses which is pulse width modulated. A power switch connects and disconnects the printhead from a DC power source. The pulse train is integrated, scaled and applied as an input to a comparator circuit. The thermal printhead has a temperature sensing diode whose output is applied, as a reference voltage, to the other input of the comparator. During a print cycle, the output of the temperature sensing diode is cut off and the reference voltage is capacitively stored and held as the reference voltage. The output of the comparator circuit clears a latch circuit whose input is provided by a system clock and whose output is connected to control the power switch. The comparator provides an output when the integrated voltage reaches the reference voltage, clearing the latch. Since the latch is supplied with signals from the system clock, a constant frequency is maintained. However, the varying output from the comparator clearing the latch provides varying pulse widths. In this manner, pulse width modulation of the voltage input pulses to the thermal printhead is achieved.
Inventors
- 👤 Paul R. Culley
- 👤 Steven J. Wallace
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:02
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/315; B41J2/32; B41J2/35; B41J2/355; B41J2/36; B41J2/365
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
228 words
An electronic thermal printing terminal having a system clock, an available DC power source, and a thermal printhead selectively activated during the print cycle, the printhead including a temperature sense diode, comprising: (a) power transistor switching means connected to the DC power source and to the thermal printhead; (b) control timing means comprising a latch circuit having an output electrically connected to the control electrode of the power transistor switching means, an input connected to receive signals from the system clock, and a reset input for clearing the latch circuit, for permitting the power transistor switching means to close and open, thereby respectively connecting and disconnecting the thermal printhead from the DC power source; (c) duty cycle varying means having an output connected to the reset input for activating the control timing means to vary the time of the power transistor switching means to be opened and closed within a fixed cycle time, and connected to receive the output of the temperature sense diode as a reference voltage; and (d) pulse integrating means connected to be printhead for providing a voltage indicative of power applied to the printhead, and connected to the duty cycle varying means to activate the duty cycle varying means when the indicative voltage reaches the reference voltage, and to deactivate the duty cycle varying means when the indicative voltage drops below the reference voltage.
Claim 2
Dependent Claim
228 words
An electronic thermal printing terminal having a system clock, an available DC power source, and a thermal printhead selectively activated during the print cycle, the printhead including a temperature sense diode, comprising: (a) power transistor switching means connected to the DC power source and to the thermal printhead; (b) control timing means comprising a latch circuit having an output electrically connected to the control electrode of the power transistor switching means, an input connected to receive signals from the system clock, and a reset input for clearing the latch circuit, for permitting the power transistor switching means to close and open, thereby respectively connecting and disconnecting the thermal printhead from the DC power source; (c) duty cycle varying means having an output connected to the reset input for activating the control timing means to vary the time of the power transistor switching means to be opened and closed within a fixed cycle time, and connected to receive the output of the temperature sense diode as a reference voltage; and (d) pulse integrating means connected to be printhead for providing a voltage indicative of power applied to the printhead, and connected to the duty cycle varying means to activate the duty cycle varying means when the indicative voltage reaches the reference voltage, and to deactivate the duty cycle varying means when the indicative voltage drops below the reference voltage.
Claim 3
Dependent Claim
59 words
The terminal of claim 1 wherein the latch means comprises a flip flop and a logic gate, the output of the flip flop providing one input to the logic gate and the system clock providing the other input to the logic gate, arranged so that once set, the flip flop cannot change state until cleared by the reset input.
Claim 4
Dependent Claim
52 words
The terminal of claim 1 wherein the duty cycle varying means comprises a comparator means having one input electrically connected to the reference voltage and another input connected to the pulse integrating means to cause the latch circuit to clear when the amplitude of the indicative voltage reaches the reference voltage amplitude.
Claim 5
Dependent Claim
14 words
The terminal of claim 1 wherein the pulse integrating means comprises a resistor-capacitor circuit.
Claim 6
Dependent Claim
14 words
The terminal of claim 3 wherein the pulse integrating means comprises a resistor-capacitor circuit.
Claim 7
Dependent Claim
203 words
An electronic thermal printing terminal having a system clock, an available DC power source, and a thermal printhead selectively activated during a print cycle, the printhead including a temperature sense diode, comprising: (a) power transistor means connected to the DC power source and to the thermal printhead; (b) control timing means connected to the power transistor means for permitting the power transistor means to close and open, thereby respectively connecting and disconnecting the thermal printhead from the DC power source; (c) duty cycle varying means connected to the control timing means for activating the control timing means to vary the time of the power transistor means to be opened and closed within a fixed cycle time, including transmission gate means connected to receive the output of the temperature sense diode as a reference voltage for isolating the reference voltage during the print cycle; and (d) pulse integrating means connected to the printhead for providing a voltage indicative of power applied to the printhead, and connected to the duty cycle varying means to activate the duty cycle varying means when the indicative voltage reaches the reference voltage, and to deactivate the duty cycle varying means when the indicative voltage drops below the reference voltage.
Claim 8
Dependent Claim
203 words
An electronic thermal printing terminal having a system clock, an available DC power source, and a thermal printhead selectively activated during a print cycle, the printhead including a temperature sense diode, comprising: (a) power transistor means connected to the DC power source and to the thermal printhead; (b) control timing means connected to the power transistor means for permitting the power transistor means to close and open, thereby respectively connecting and disconnecting the thermal printhead from the DC power source; (c) duty cycle varying means connected to the control timing means for activating the control timing means to vary the time of the power transistor means to be opened and closed within a fixed cycle time, including transmission gate means connected to receive the output of the temperature sense diode as a reference voltage for isolating the reference voltage during the print cycle; and (d) pulse integrating means connected to the printhead for providing a voltage indicative of power applied to the printhead, and connected to the duty cycle varying means to activate the duty cycle varying means when the indicative voltage reaches the reference voltage, and to deactivate the duty cycle varying means when the indicative voltage drops below the reference voltage.
Claim 9
Dependent Claim
61 words
The terminal of claim 6 wherein the control timing means comprises a latch circuit having an output electrically connected to the control electrode of the power transistor means, an input connected to receive signals from the system clock, and a reset input for clearing the latch circuit, the reset input being connected to the output of the duty cycle varying means.
Claim 10
Dependent Claim
52 words
The terminal of claim 7 wherein the duty cycle varying means comprises a comparator means having one input electrically connected to the reference voltage and another input connected to the pulse integrating means to cause the latch circuit to clear when the amplitude of the indicative voltage reaches the reference voltage amplitude.
Claim 11
Dependent Claim
14 words
The terminal of claim 8 wherein the pulse integrating means comprises a resistor-capacitor circuit.
Claim 12
Dependent Claim
36 words
The terminal of claims 6, 7, 8 or 9 further comprising store and hold capacitor means, connected to the output of the transmission gate means, for storing the reference voltage for comparison during the print cycle.
Claim 13
Dependent Claim
46 words
The terminal of claim 10 wherein the power transistor means comprises a primary power transistor for connecting the DC power source to the printhead and a secondary power transistor for maintaining a predetermined minimum voltage during the print cycle when the power transistor means is opened.
References Cited (Backward Citations)
US3308271A
Cited
US3881085A
Cited
US3988569A
Cited
US4030015A
Cited
US3999190A
Cited
US4113391A
Cited
US4188528A
Cited
US4156166A
Cited
US4168421A
Cited
US4130853A
Cited
US4135122A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-06-09 | 1989-12-09 | 1990-06-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-06-09 | 1993-12-09 | 1994-06-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-06-09 | 1997-12-09 | 1998-06-10 | $7700.00 | Window Closed / Lapsed |