Patent US4589092A successfully refreshed from Google Patents.
US4589092A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data buffer having separate lock bit storage array
Assignee: International Business Machines Corp
•
Filing: 1983-12-12
•
Granted: 1986-05-13
•
Expires: 2003-12-12
Abstract
Abstract A separate lock bit array (LBA) is provided in combination with a translation lookaside buffer (TLB) in a data processing system such that the lock bits are stored in and accessed from the LBA. A segment register with a portion for an "S" bit is included and when S=1, a translation operation for the lock bits is performed in parallel with the TLB accessing by use and operation of the LBA. In such operation, when S=1, lower order virtual bits from a central processing unit (CPU) address register are applied to the LBA to select one of the rows of the LBA which consists of virtual address bits and lock bits. Segment identification bits from the segment register are combined with virtual bits from the CPU address register and are applied to first and second compare circuits. If there is a match in the first compare circuit with a first group of virtual bits from an LBA location, a first flag signal is generated and applied to a gate circuit to gate out a first associated group of lock bits from a first location. Likewise, the combination of bits are compared with VA' b bits in the second compare circuit, and if a match occurs in the second compare circuit, a second flag signal is produced which is applied to a gate to gate out a second associated group of lock bits from a second location of the LBA.
Inventors
- 👤 Richard E. Matick
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:11
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/1036; G06F12/14; G06F12/1416; G06F12/145
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
131 words
Address translation apparatus for a virtual memory data processing system comprising: a translation lookaside buffer (TLB) array containing a plurality of virtual and associated real addresses, a discrete lock bit array (LBA) containing a subgroup of said virtual addresses and separate lock bits associated with each of said virtual addresses of said subgroup, means for accessing said TLB for obtaining a real address output associated with a given virtual address input signal, and means for accessing said LBA for obtaining a lock bits output associated with said given virtual address input signal when said given virtual address is contained within said subgroup of virtual addresses in said LBA wherein a lock bit associated with a translated real address and the translated real address are accessed in parallel from the individual arrays.
Claim 2
Dependent Claim
131 words
Address translation apparatus for a virtual memory data processing system comprising: a translation lookaside buffer (TLB) array containing a plurality of virtual and associated real addresses, a discrete lock bit array (LBA) containing a subgroup of said virtual addresses and separate lock bits associated with each of said virtual addresses of said subgroup, means for accessing said TLB for obtaining a real address output associated with a given virtual address input signal, and means for accessing said LBA for obtaining a lock bits output associated with said given virtual address input signal when said given virtual address is contained within said subgroup of virtual addresses in said LBA wherein a lock bit associated with a translated real address and the translated real address are accessed in parallel from the individual arrays.
Claim 3
Dependent Claim
61 words
Address translation apparatus for a virtual memory data processing system according to claim 1 wherein said TLB array includes a plurality of storage locations containing said virtual and real addresses, and entry means responsive to virtual data bits from a CPU register of said data processing system for selecting given virtual addresses and real addresses associated with said virtual data bits.
Claim 4
Dependent Claim
94 words
Address translation apparatus for a virtual memory processing system according to claim 2 further including a segment register for containing segment identification bits and a given "S" bit position containing either a "1" or a "0" bit, first compare circuits each having one input connected to said CPU register and said segment register and another input connected to a virtual address storage location of said TLB array for comparing virtual bits from said CPU register with said selected virtual address from said TLB array and producing an output signal when a comparison match occurs.
Claim 5
Dependent Claim
52 words
Address translation apparatus for a virtual memory processing system according to claim 3 further including first gating means connected to the outputs of said first compare circuits and said TLB array storage locations containing said real addresses for gating said real address associated with said matched virtual address to an output line.
Claim 6
Dependent Claim
80 words
Address translation apparatus for a virtual memory processing system according to claim 4 wherein said LBA includes a plurality of storage locations for said subgroup of virtual addresses and lock bits associated with each one of said virtual addresses of said subgroup, said LBA further including entry means responsive to virtual data bits from said CPU register for selecting given ones of said LBA subgroup virtual addresses when said "S" bit position of said segment register contains a "1" bit.
Claim 7
Dependent Claim
72 words
Address translation apparatus for a virtual memory processing system according to claim 5 further including second compare circuits each having one input connected to said CPU register and said segment register and a second input connected to a virtual address location of said LBA for comparing virtual bits from said CPU register with said selected virtual addresses from said LBA subgroup array and producing an output signal when a comparison match occurs.
Claim 8
Dependent Claim
93 words
Address translation apparatus for a virtual memory processing system according to claim 6 further including second gating means connected to the outputs of said second compare circuits and said LBA storage locations containing said lock bit data associated with said matched selected virtual address of said subgroup for gating said associated lock bit data to a second output line, said first output line therefore containing a selected real address associated with a virtual address and said second output line containing any lock bit data which may be associated with said selected real address.
References Cited (Backward Citations)
US4037214A
Cited
US4145738A
Cited
US4136385A
Cited
US4096573A
Cited
US4170039A
Cited
US4347565A
Cited
US4332010A
Cited
US4400770A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-05-12 | 1989-11-11 | 1990-05-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-05-12 | 1993-11-11 | 1994-05-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-05-12 | 1997-11-11 | 1998-05-13 | $7700.00 | Window Closed / Lapsed |